| Author |
Message |
inquisitive
Joined: 19 Apr 2005
Posts: 24
|
 16 Mar 2007 6:38 minimize drain or source capacitance? |
|
|
|
|
| Given an option that you can minimize either drain or source capacitance, which capacitance would you minimize and why?
|
|
| Back to top |
|
 |
Google
AdSense
|
16 Mar 2007 6:38 Ads |
|
|
|
|
|
|
| Back to top |
|
|
gingerjiang
Joined: 01 Mar 2006
Posts: 212
Helped: 11
|
16 Mar 2007 6:52 Re: minimize drain or source capacitance? |
|
|
|
|
| in my understand, when there are even fingers in multifinger MOS, the number of drain isn't equal to that of source based on the layout selection, so the parasitic capacitance between drain or source and substrate is different
|
|
| Back to top |
|
|
ieropsaltic
Joined: 25 Sep 2006
Posts: 205
Helped: 44
|
16 Mar 2007 10:23 Re: minimize drain or source capacitance? |
|
|
|
|
Well, that depends on the application .For digital circuits ,for example, it is usually required to reduce the drain capacitance because the drain node is usually connected to output while the source is usually connected to GND or Vdd .Thus, by decreasing the drain capacitance, less delay ad power consumption can be achieved .
For analog applications, I believe you should check the node where the pole is required to be reduced and reduce its capacitance .It may also include a compromise and optimization as you may encounter Miller multiplication for example .
|
|
| Back to top |
|
|
