electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

What do "ECL", "CML", "LVDS",


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> What do "ECL", "CML", "LVDS",
Author Message
knack



Joined: 25 Feb 2007
Posts: 45
Helped: 2
Location: Austria


Post15 Mar 2007 23:45   

cml lvds


Hi

I sometimes see that ppl use CML circuit to do ... bla bla.. and use LVDS because of ... bla bla ... and ECL ....

Which catigory or branch of science these terms belong to?

I think these are some kinds of I/Os interface standards (not sure and need to be corrected if i'm mistaken) ..

I want to learn more about them.. So, what should i read or search for ??

I was going to design a high frequency and large divisor counter.. which of them should I use and why?

C/Cts and adv./disadvantages of each.....

Please give me usefull material about them...

Very Big THANK YOU ALL for help ..

Regards,
--Knack
Back to top
ieropsaltic



Joined: 25 Sep 2006
Posts: 205
Helped: 44


Post16 Mar 2007 12:00   

lvds cml ecl compare


ECL stands for Emitter Coupled Logic .It's a high speed logic family because transistors are never allowed to saturate .Its structure is very similar to the analog differential amplifiers .

CML stands for Current Mode Logic .It's another high speed logic family similar to ECL except that one family is buffered at the output while the other isn't .

LVDS stands for Low Voltage Differential Signaling .This logic family uses differential signals of about 700mV to represent 0s and 1s .

For high speed dividers .I believe that the most common logic families are CML or Dynamic logic .
Back to top
srieda



Joined: 24 Dec 2006
Posts: 163
Helped: 17
Location: India


Post27 Mar 2007 12:02   

cml circuit wikipedia


LVDS - Low Voltage Differential signalling is used in the transmission of data between chips. LVDS uses signals with swings of around 50mv - 400mv at very high frequencies. This is typically used for high speed communication.
LVDS drivers and decoders have another important specification in the common-mode voltage level of the signals. The common-mode level varies wrt the defined protocol and the voltage at which the core works.

In order to know more about LVDS implementation, you can message me.
I suggest you start reading from LVDS modelling and then into LVDS drivers. Use google to search for articles on these.
Back to top
rfmw



Joined: 10 May 2001
Posts: 520
Helped: 38


Post27 Mar 2007 12:25   

Re: What do "ECL", "CML", "LVDS&


"I was going to design a high frequency and large divisor counter"

Define what frequencies are we talking about here...
Back to top
srieda



Joined: 24 Dec 2006
Posts: 163
Helped: 17
Location: India


Post27 Mar 2007 13:01   

Re: What do "ECL", "CML", "LVDS&


I have successfully worked on LVDS drivers upto 2GHz at 130nm. It depends on technology as well.
Back to top
Google
AdSense
Google Adsense




Post27 Mar 2007 13:01   

Ads




Back to top
ahmad_abdulghany



Joined: 12 Apr 2005
Posts: 1369
Helped: 212
Location: Cairo, Egypt


Post30 Mar 2009 8:43   

What do "ECL", "CML", "LVDS",


If you searched for some IEEE papers, give me links and I'll get them for you!
Back to top
xulfee



Joined: 27 May 2008
Posts: 434
Helped: 32
Location: Pakistan


Post31 Mar 2009 6:20   

What do "ECL", "CML", "LVDS",


ECL is emitter coupled logic

Added after 2 minutes:

Low-voltage differential signaling, or LVDS, is an electrical signaling system that can run at very high speeds over inexpensive twisted-pair copper cables. It was introduced in 1994, and has since become very popular in computers, where it forms part of very high-speed networks and computer buses.

Added after 1 minutes:

http://en.wikipedia.org/wiki/Current_mode_logic
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> What do "ECL", "CML", "LVDS",
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
What is different for "UGBW" and "GBW" ? (1)
What is "soft start" and "dead time" of (5)
run " hspice " & " hspice64 "...what (3)
What is the component "SMN2" , "SMP2" an (2)
What is "coupling" and "decoupling" (7)
how can measure "power"and "SWR" for ant (4)
wanted """""waveguide E-plane filte (2)
Illegal via ("tsmc18rf" "M1_POLY1" " (1)
P&R with only "LEF" file and NO "LIB" (4)
Is the mean "Class AB" & "Push pull" (6)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS