Rules | Recent posts | topic RSS | Search | Register  | Log in

hold time violations

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
mallikmarasu



Joined: 21 Dec 2006
Posts: 66
Helped: 4


Post06 Feb 2007 9:36   hold time violations

hi,
when hold time violations will occur ?what is the effect of hold time violations?
how to fix it .
Back to top
seanwu



Joined: 24 Sep 2004
Posts: 48
Helped: 1


Post06 Feb 2007 12:51   hold time violations

Hold time violation i.e. min. time violation, means that data input signal to a storage element(eg. F.F.) changs too quickly before the value of input signal be safely stored in it.
Back to top
rameshsuthapalli



Joined: 27 Jun 2006
Posts: 163
Helped: 19
Location: bangalore,india


Post06 Feb 2007 13:41   hold time violations

Hi All,

the hold time violation is the time when the change in data signal is effecting the previouse clock data change.the hold time violation will be eliminated by inserting the delay/buffer cell in the data path.

regards,
ramesh.s
Back to top
tronix



Joined: 06 Jul 2006
Posts: 121
Helped: 6


Post06 Feb 2007 14:32   Re: hold time violations

Hey
You can also have a look at this :
http://www.edaboard.com/viewtopic.php?t=224395&highlight=
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap