Rules | Recent posts | topic RSS | Search | Register  | Log in

Generating VCD with ncverilog

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
Aastik



Joined: 08 Oct 2005
Posts: 33
Helped: 1


Post06 Feb 2007 6:41   Generating VCD with ncverilog

Hi All,

Could anybody please tell me how to generate VCD file/database using ncverilog. A small tutorial will be of great help.

Thanks & regards.
Back to top
aji_vlsi



Joined: 10 Sep 2004
Posts: 593
Helped: 69
Location: Bangalore, India


Post06 Feb 2007 9:21   Re: Generating VCD with ncverilog

Aastik wrote:
Hi All,

Could anybody please tell me how to generate VCD file/database using ncverilog. A small tutorial will be of great help.

Thanks & regards.


Reaed their doc, theer are atleast 3 ways - 1 to create SHM and then convert to VCD via shm2vcd command. Another is via $dumpvars, 3rd option is to use TCL script as:

Code:

database -create -vcd -default
probe -add -vcd / -depth all
run
exit


Pass this to ncsim as:

ncsim -tcl dump.tcl

Tutorial - google it, you will find it.

HTH
Ajeetha, CVC
www.noveldv.com
Back to top
feel_on_on



Joined: 29 Apr 2005
Posts: 236
Helped: 1


Post06 Feb 2007 9:33   Generating VCD with ncverilog

$dumpfile ("example.vcd")
$dumpvars(0,your design)

write the above to your testcase
Back to top
Aastik



Joined: 08 Oct 2005
Posts: 33
Helped: 1


Post07 Feb 2007 6:08   Re: Generating VCD with ncverilog

Thanks a lot, Ajeetha and feel_on_on.

It was quite helpful.

Regards.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap