Rules | Recent posts | topic RSS | Search | Register  | Log in

clock multiplier

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
indomitable12345



Joined: 26 Nov 2006
Posts: 42
Helped: 1


Post01 Feb 2007 4:35   clock multiplier

i want to design a clcock multiplier which can multiply the input clock frequency by 4....can anyone please help me with its design....
Back to top
satyakumar



Joined: 18 May 2006
Posts: 186
Helped: 11
Location: Bangalore


Post01 Feb 2007 11:20   Re: clock multiplier

If you want to use PLL then itz simple, just use divide by 4 ckt in feedback path.
Back to top
sumit_techkgp



Joined: 01 Apr 2007
Posts: 135
Helped: 3


Post10 Apr 2007 7:07   clock multiplier

You need a PLL
Sumit
Back to top
uditkumar1983



Joined: 03 Dec 2006
Posts: 87
Helped: 4
Location: India


Post10 Apr 2007 7:36   clock multiplier

Hi
I am also having same Doubt of Clock multiplier but I wants to design this circuit purely digital ( Without PLL and DLL) with 50% duty cycle ....Whats is it possible ???
Thanks in advance
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap