electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

lookup table with CPLD or FPGA?


Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> lookup table with CPLD or FPGA?
Author Message
ahmadagha23



Joined: 04 May 2004
Posts: 187


Post27 Jan 2007 12:33   

lookup table with CPLD or FPGA?


Hi friends,
I want to implement a lookup table (rom memory) which comprise 362 cells, each one is 16bits ( so contains 2*181*16=5792bits). I prefer to use CPLD because it do not need any PROM in PCB. Can you suggest me a CPLD from XILINX (for example xc9500) that can implement this lookup table and two (16 bits) dividers and two multipliers?

Is it better to use FPGA (SPARTAN2) or cpld?


thanks
Back to top
Google
AdSense
Google Adsense




Post27 Jan 2007 12:33   

Ads




Back to top
rsrinivas



Joined: 10 Oct 2006
Posts: 419
Helped: 36
Location: bengalooru


Post27 Jan 2007 12:58   

lookup table with CPLD or FPGA?


ur lookup table lut consumption would be far much less than muls and divs itself.
so consider a device which has embedded mul's and div's
Back to top
my_garden



Joined: 14 Dec 2001
Posts: 134


Post28 Jan 2007 6:47   

lookup table with CPLD or FPGA?


If you want to design such design without th PROM. Maybe you can try lattice's XP device. It has the same architecture as Xilinx's FPGA, and it contains own FLASH on chip.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> lookup table with CPLD or FPGA?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
LUT(lookup table) in FPGA can be implemented in ASIC? (5)
sine lookup table with 16 bit value... (8)
Need help with large lookup table (2)
lookup table in vhdl? (2)
Question about lookup table in VHDL (6)
boolean equations from lookup table (1)
How to ;LookUp table constants in 89c52 (4)
[HELP] power lookup table in synopsys .lib (5)
How2 define all the string into a lookup table?? (7)
How to interface cpld with fpga? (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS