Rules | Recent posts | topic RSS | Search | Register  | Log in

MOSTransistor Mismatch / Yield Analysis

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
MikeR



Joined: 16 Dec 2006
Posts: 77
Helped: 5
Location: Belarus


Post13 Jan 2007 12:20   Re: MOSTransistor Mismatch / Yield Analysis

Hi, i read this paper, but i think it's very theoretical material.
As I remember you design current steering DAC, I have some papers which
can help you.



Sorry, but you need login in to view this attachment

Back to top
raduga_in



Joined: 29 Aug 2005
Posts: 196
Helped: 19
Location: India's Silicon Vally


Post15 Jan 2007 10:25   MOSTransistor Mismatch / Yield Analysis

Thanks Mike..for the papers..! .. I think still the paper I have quoted is a masterpiece
as it is regarded among the classical papers in VLSI design. As you have gone through it .. I think we can study it together.. of course if you don't mind ..

Thanks

Raduga
Back to top
ebrahimi_em



Joined: 06 Dec 2006
Posts: 2


Post11 Mar 2007 19:30   Re: MOSTransistor Mismatch / Yield Analysis

english word


Sorry, but you need login in to view this attachment

Back to top
engrak



Joined: 23 Sep 2006
Posts: 60


Post14 Mar 2007 10:39   MOSTransistor Mismatch / Yield Analysis

the pelgrom,s paper is nodoubt ia master piece,but how a circuit designer can implement it in circit
simulaor . suppose i know " ap " and "sp "
then how to run monte caralo simulation , this is very important .
Back to top
hung_wai_ming@hotmail.com



Joined: 05 Jan 2004
Posts: 364
Helped: 39


Post14 Mar 2007 18:04   MOSTransistor Mismatch / Yield Analysis

An added note to some matched design, say 2 op-amp to get matched in a typical IN-AMP design, make sure Vds>Vds(sat) with a large headroom so that once one of the transistors in Op-AmpA is smaller than the same corresponding transistor in Op-AmpB, the final summed output from two Op-Amps won't make a large difference as one transistor goes into linear region, which finally deviates a lot from that in saturated region
Back to top
raduga_in



Joined: 29 Aug 2005
Posts: 196
Helped: 19
Location: India's Silicon Vally


Post09 Apr 2007 7:46   MOSTransistor Mismatch / Yield Analysis

Please check that now a days foundries as well
specify the mis-match in the form as given
by the Pelgrom's paper, here is the link where you can find
the Mismatch report

http://www.edaboard.com/viewtopic.php?t=68720

The file is

G-CR-MIXED_MODE18-1.8V_3.3V-MATCHING-REPORT.rar
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap