Rules | Recent posts | topic RSS | Search | Register  | Log in

DC timing violation, what to do first?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
davyzhu



Joined: 23 May 2004
Posts: 521
Helped: 3
Location: oriental


Post05 Jan 2007 3:36   DC timing violation, what to do first?

Hi all,

I am new to Synopsys DC. And I have a basic problem. When I find timing
violation in DC report, what shall I do first?

1. Shall I change the script of DC? To let the tools do something like
retiming?
2. Shall I change the RTL code? To pipeline the comb logic manually?
3. Other choice, please recommend.

What circumstance to do "1" or "2" or "1 and 2 at the same time"?

Best regards,
Davy
Back to top
gliss



Joined: 22 Apr 2005
Posts: 659
Helped: 61
Location: Boston Metro Area


Post05 Jan 2007 3:43   DC timing violation, what to do first?

You should try 2 first of course. But some people would rather not do that because it is time consuming. They would rather have tools insert flops/buffers automatically or do some other tricks to close static timing.
Also, try using PrimeTime.
Back to top
rsrinivas



Joined: 10 Oct 2006
Posts: 418
Helped: 36
Location: bengalooru


Post05 Jan 2007 5:37   DC timing violation, what to do first?

if u have a clk which is more than required in ur script file decrease it by 10%(if acceptable) and try and compare the slack previously obtained
Back to top
satyakumar



Joined: 18 May 2006
Posts: 186
Helped: 11
Location: Bangalore


Post05 Jan 2007 7:33   Re: DC timing violation, what to do first?

Hi,
There is also possibility of getting timing closure with increase in area and power constarints in DC scripts. If this is not possible then go for second option by redesigning the RTL.
Back to top
sumit_techkgp



Joined: 01 Apr 2007
Posts: 135
Helped: 3


Post14 Apr 2007 5:05   DC timing violation, what to do first?

1. Check the contraints and exceptions again.
2. Check the logic overhead in failing paths
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap