| Author |
Message |
hmsheng
Joined: 17 Dec 2003
Posts: 212
Helped: 16
Location: China
|
 04 Jan 2007 9:28 verilog, verilog-A and verilog-AMS |
|
|
|
|
| what's the difference of verilog, verilog-A and verilog-AMS?
|
|
| Back to top |
|
 |
renwl
Joined: 26 Apr 2004
Posts: 455
Helped: 23
Location: shanghai,china
|
04 Jan 2007 9:41 verilog, verilog-A and verilog-AMS |
|
|
|
|
verilog is for digital design.
the other two are the behavior language for analog model.
|
|
| Back to top |
|
|
Google
AdSense
|
04 Jan 2007 9:41 Ads |
|
|
|
|
|
|
| Back to top |
|
|
kalmeshwar N Hosur
Joined: 16 Mar 2007
Posts: 1
|
16 Mar 2007 9:37 Re: verilog, verilog-A and verilog-AMS |
|
|
|
|
| verilog is used for to describe digital circuits and is sensitive to only logic level 1 & logic level 0. verilog _A & verilog_AMS used to describe analog circuits & is sensitive to analog signals.
|
|
| Back to top |
|
|
Jinkyu
Joined: 03 Mar 2006
Posts: 7
|
17 Mar 2007 5:06 Re: verilog, verilog-A and verilog-AMS |
|
|
|
|
verilog ==> log language such as c++
Verilog-A Verilog-AMS ==> describes analoge behavior such as resistor,cap,inductor or opamp
|
|
| Back to top |
|
|
Daneshgar
Joined: 11 Nov 2003
Posts: 23
Location: Iran
|
18 Apr 2007 15:15 verilog, verilog-A and verilog-AMS |
|
|
|
|
Verilog(Verilog-D): one of two major HDL for Digital
Verilog-a : Language for Analog behavior modeling
Verilog-AMS : Language for Analog Mixed Signal System
|
|
| Back to top |
|
|
satyasiva
Joined: 09 Nov 2006
Posts: 103
Helped: 3
|
19 Apr 2007 5:36 Re: verilog, verilog-A and verilog-AMS |
|
|
|
|
verilog--for digital
verilogA---for analog
verilog AMS----for mixed signal
|
|
| Back to top |
|
|
