electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

NEED IEEE PAPERS ON TIMING OPTIMIZATION TECHNIQUES


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> NEED IEEE PAPERS ON TIMING OPTIMIZATION TECHNIQUES
Author Message
rakesh1234



Joined: 12 Dec 2006
Posts: 95
Helped: 6


Post21 Dec 2006 12:40   

NEED IEEE PAPERS ON TIMING OPTIMIZATION TECHNIQUES


hi friends
i need some ieee papers on tiiming optimization techniques in asic backend
Back to top
Google
AdSense
Google Adsense




Post21 Dec 2006 12:40   

Ads




Back to top
dhaval parikh



Joined: 12 Dec 2006
Posts: 10
Helped: 3


Post21 Dec 2006 12:48   

Re: NEED IEEE PAPERS ON TIMING OPTIMIZATION TECHNIQUES


hello rakesh

actually the IEEE papers are not free so you do not get but if you want than you have to be member of IEEE.

https:/ www.IEEE.com
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> NEED IEEE PAPERS ON TIMING OPTIMIZATION TECHNIQUES
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
hi need for timing optimization techniques (3)
Any DC Timing Optimization technique? (3)
Timing Optimization commands in Magma (5)
Timing optimization of scan paths (6)
need papers on leakage reduction techniques (3)
timing optimization in soc encounter urgent (5)
GSM security techniques - need papers, documents (3)
GSM security techniques - need papers, documents (1)
zero delay timing after constrained optimization in FPGA? (4)
Timing optimization interview questions can anyone answer it (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS