electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

about how to access DDR SDRAM


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> about how to access DDR SDRAM
Author Message
vinod_g



Joined: 29 Nov 2006
Posts: 72
Helped: 6


Post21 Dec 2006 10:13   

how to access row in ddr


I have to design an interface to DDR SDRAM controller such that to access a 1GB i required 30 bits , but when I checked IP CORE it has only 28 bit address for the 32 bit data from user side. moreover byte enables are 4.
my doubt is
1.how to convert the 30 bit address to 28 bit.
2.CAN we access by removing LSB bits and doing some logic with Byte Enables
Give ur ideas please
Back to top
Aastik



Joined: 08 Oct 2005
Posts: 33
Helped: 1


Post22 Dec 2006 6:17   

Re: about how to access DDR SDRAM


Hi,

Well, I dont think you require 30 address bits to access 1GB DDR SDRAM. A word in DDR SDRAM is access by three addresses - Bank Address, Row Address and Column Address. Where Row and Column address share the same adress bus. So, i dont think you need to do anything with address bus to access 1GB SDRAM.

Thanks.
Back to top
anmolvlsi13



Joined: 26 Dec 2006
Posts: 39
Location: INDIA


Post27 Dec 2006 10:41   

about how to access DDR SDRAM


DDR sDRAM access not depends on bits.
IT IS THE BANK(Row & Coloumn) through which you can access
the data.Again i am confused wat you are saying 30 & 28 bits...
wat is this data or address bits.
Any how It is the mode reg. that consists of data+address.....
if you don't want some bits you can fix it don't care value(x).

ANMOL
Back to top
Google
AdSense
Google Adsense




Post27 Dec 2006 10:41   

Ads




Back to top
msumanreddy



Joined: 25 Nov 2006
Posts: 9
Helped: 2


Post27 Dec 2006 12:47   

Re: about how to access DDR SDRAM


vinod_g wrote:
I have to design an interface to DDR SDRAM controller such that to access a 1GB i required 30 bits , but when I checked IP CORE it has only 28 bit address for the 32 bit data from user side. moreover byte enables are 4.
my doubt is
1.how to convert the 30 bit address to 28 bit.
2.CAN we access by removing LSB bits and doing some logic with Byte Enables
Give ur ideas please


U r question is vague,can u explain in more detail

Added after 1 minutes:

U r question is vague can u put ur points in detail
Back to top
anmolvlsi13



Joined: 26 Dec 2006
Posts: 39
Location: INDIA


Post28 Dec 2006 5:09   

Re: about how to access DDR SDRAM


Look address is different to data bits.
it can be 32,64,128.........
any thing there are so many thing in ddr(mode register e.g)
Go to xilinx & refer application note for ddr ..........

Anmol
Back to top
satyakumar



Joined: 18 May 2006
Posts: 186
Helped: 11
Location: Bangalore


Post29 Dec 2006 10:32   

Re: about how to access DDR SDRAM


Hi,
1GB DDR SDRAM has 28 bits address, this address contains coloumn and row address fields. This address bus is used in initialization of DDR sdram at the start of accessing DDR sdram, the address is valid on both edges. The addressing method is dependent load mode register configuration. i.e the number of rows are coloumns to be accesed in particular read or write operations. More details are provided in Data sheets of any DDR sdram vendor.

see the edaboard topic for micron 256mb sdram data sheet
h**p://www.edaboard.com/ftopic173783.html
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> about how to access DDR SDRAM
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
About the logic level change in DDR SDRAM (4)
How to understand DDR SDRAM cell bank (10)
ddr sdram (8)
DDR SDRAM (3)
DDR SDRAM samples... (8)
DDR SDRAM CONTROLLER (5)
DDR SDRAM of Spartan 3E (5)
Load to DDR SDRAM (2)
DDR SDRAM simulation (6)
DDR SDRAM reference design (6)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS