| Author |
Message |
udit
Joined: 27 Jun 2005
Posts: 83
Helped: 2
|
 16 Nov 2006 6:39 regarding DFT |
|
|
|
|
DFT seems to be gaining popularity. But I would like to know which field has more scope Design for testability or Verification. I would also like to know about a good book on DFT.
Thank you
|
|
| Back to top |
|
 |
anishrai
Joined: 13 Nov 2006
Posts: 48
Helped: 2
|
| 16 Nov 2006 6:55 Re: regarding DFT |
|
|
|
|
| Hey i personally feel DFT is a betetr field right now as compared to verification.....DFT work spans the entire vlsi design flow and beyond where as verification spans a comparitively smaller length of the design flow....as far as t books are concerned ....fundamentals of digital logic by stephan brown n zvonko vranski has a chapter on DFT....also check out principles of cmos design by weste and eshraghian
|
|
| Back to top |
|
|
vinodkumar
Joined: 05 Oct 2006
Posts: 232
Helped: 10
|
| 16 Nov 2006 7:58 Re: regarding DFT |
|
|
|
|
hi
DFT will be the good choice becoz it as more scope and challenging.the good book which i feel and which helped me is DFT by ABROMOVICCI jaico publications.
|
|
| Back to top |
|
|
maks10
Joined: 09 Jun 2005
Posts: 49
Helped: 3
Location: Bangalore, India
|
| 16 Nov 2006 8:51 Re: regarding DFT |
|
|
|
|
| I think verification is far better than DFT bcos "there is no hard & fast rule in verification . It is an art & not a science. A person having experience in verification can become a very good designer, but not vice versa. " These are the words my professor told me when i asked this same question 2 him.
|
|
| Back to top |
|
|
dr_dft
Joined: 10 Aug 2005
Posts: 87
Helped: 1
|
| 02 Jan 2007 8:15 regarding DFT |
|
|
|
|
Verification engineers will need a very thorough understanding of the functional operation of the chip, but does not care about anything beyond RTL design.
DFT engineer, on the other hand, needs to understand the physical architecture of the chip, the clocking speed and structure, the synthesis and timing aspects, and the manufacturing process. The DFT engineer's job starts very early in the project cycle, right when the architecture is being defined, and will last after the chip goes into production. The DFT engineer may be involved in yield improvement and customer returns.
The verification engineer's job typically ends when the chip goes into production, when all functional bugs are fixed.
So verification engineer will have more depth on functional operation of the chip, but the DFT engineeer will have more breadth on the whole process, from design to manufacturing to customer support.
|
|
| Back to top |
|
|
shiv_emf
Joined: 31 Aug 2005
Posts: 637
Helped: 16
|
| 14 Apr 2007 11:04 regarding DFT |
|
|
|
|
dft has large scope of research n its challenging 
Added after 5 minutes:
As chip size is shrinking ...its more prone to stuck at faults .....
|
|
| Back to top |
|
|
