VERILOG RTL code for PRBS generator

Rules | Recent posts | topic RSS | Search | Register | Log in

VERILOG RTL code for PRBS generator

EDAboard.com Forum Index -> Network

Author

Message

kma

Joined: 16 Oct 2006
Posts: 5

31 Oct 2006 2:38 VERILOG RTL code for PRBS generator
tags: prbs generator prbs verilog prbs code generator verilog prbs generator prbs generator verilog code prbs

Can anyone tell me how to get the VERILOG RTL code for PRBS generator? Thanks.

echo47

Joined: 07 Apr 2002
Posts: 4205
Helped: 565

31 Oct 2006 5:34 Re: VERILOG RTL code for PRBS generator
tags: code prbs prbs lfsr

Here are the key lines of code for a 19-bit LFSR, which generates a PRBS. The output is simply lfsr bit 0.

Code:

reg [18:0] lfsr=0;

always @ (posedge clock)
lfsr <= {lfsr, ~lfsr[18]^lfsr[5]^lfsr[1]^lfsr[0]};

If you need a different cycle length, try this Xilinx app note:
http://www.xilinx.com/bvdocs/appnotes/xapp210.pdf

EDAboard.com Forum Index -> Network

Page 1 of 1

All times are GMT + 1 Hour

Abuse
Administrator
Moderators

sitemap