electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

PLL spurious ouput?


Post new topic  Reply to topic    EDAboard.com Forum Index -> RF, Microwave, Antennas and Optics -> PLL spurious ouput?
Author Message
7rots51



Joined: 17 May 2002
Posts: 1427
Helped: 14


Post23 Oct 2006 20:08   

pll spurious


Hello friends

I designed a PLL+VCO circuit at 160MHZ with LMX2316 and minicircuit VCOs and 25MHZ crystal osc as ref.

Output is stable (Fcom=20KHZ,loop filter BW = 1KHZ),but as shown below have spurs at output near 160MHz carrier.Please guide me to remove the spurs.



Sorry, but you need login in to view this attachment

Back to top
rancohen_2000



Joined: 24 Aug 2006
Posts: 129
Helped: 25


Post23 Oct 2006 21:09   

lmx2316


hi 7rots51,

for good answer i need the schematics. if you can please show only the high side of the signal with span of 2 MHz?
Back to top
toonafishy



Joined: 18 Jun 2002
Posts: 461
Helped: 25
Location: Earth


Post23 Oct 2006 21:12   

lmx2316 pll


What is the delta frequency between the 160MHz and the spur?
Is your charge pump comparison frequency 20 kHz?
Are you using a switching power supply? Power supply noise will appear as a spur on the PLL.
Do you have the extra RC network on the output of the loop filter (R3/C3) or are using just the two caps/1resistor network (R1, C2/R2)?
Back to top
Google
AdSense
Google Adsense




Post23 Oct 2006 21:12   

Ads




Back to top
biff44



Joined: 24 Dec 2004
Posts: 1834
Helped: 244
Location: New England, USA


Post23 Oct 2006 21:48   

spurious ouput


I am going to bet you are using a .714286 MHz phase detector frequency, and this is just that spur (R=35, N=224). Try:

1) Using lower divisor numbers (higher phase detector frequency), such as R=15 and N=96. This will give you a higher phase detector frequency of 1 2/3 MHz

2) Add an RC lowpass filter at the VCO tune port to filter out phase detector spikes at 1 2/3 MHz. I would put in a lowpass with a 3 dB corner at around 20 KHz, and see if you like it better. (Whenever you add an additional lowpass filter you compromise the phase margin of the control loop, so you want to keep the lpf corner frequency say 20X the loop bandwidth, which I assume you correctly state as 1 KHz).
Back to top
radiohead



Joined: 13 May 2004
Posts: 412
Helped: 34
Location: Heart of Europe


Post23 Oct 2006 22:29   

Re: PLL spurious ouput?


I agree, it is probably your detector frequency which is too low, or your loop filter does not remove the spurs enough. You can consider selecting a higher order loop or simulate the filtering performance at the phase detection frequency.
Back to top
7rots51



Joined: 17 May 2002
Posts: 1427
Helped: 14


Post25 Oct 2006 17:20   

Re: PLL spurious ouput?


By adding a 10uf tan cap to VCO supply (there was only 1u ,100n ) and changing channel spacing to 25khz and loop filter to 250Hz ,I got this spectrum,Is it ok?

the phase noise is -90dBc ,is it enough?

the sch of circuit is in pdf file(simulation with analog device PLL software)

bye



Sorry, but you need login in to view this attachment

Back to top
khouly



Joined: 20 Oct 2003
Posts: 2479
Helped: 343
Location: EGYPT


Post25 Oct 2006 17:25   

Re: PLL spurious ouput?


hi , it is a good results the spurs are disappeared , and it is great

about the phase noise u should u know is it good or band from the specs u need to have
and also u forget to mention the offset u measure the phase noise for


khouly
Back to top
No one



Joined: 11 May 2005
Posts: 352
Helped: 3


Post03 Nov 2009 9:31   

Re: PLL spurious ouput?


Hello 7rots51;
It's an old post, but I have an opinion. I think that your new narrow LPF bandwidth increases the settling time of PLL. Is it true?
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> RF, Microwave, Antennas and Optics -> PLL spurious ouput?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
input ouput signal (5)
Ouput Voltage degradition (6)
single to differential ouput amplifier (15)
Xilinx Spartan 3 VGA ouput (1)
How to ouput upper case in verilog? (5)
Ouput driving current simulation in IO design (1)
How to simulate the ouput impedance (9)
1.8MHz spurious of GSM (2)
mixer: spurious output (6)
need help: LED count ouput displayer (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS