| Author |
Message |
incol
Joined: 18 Jan 2005
Posts: 97
|
 19 Oct 2006 8:45 Could you help me to generate these digital signal ? |
|
|
|
|
see Fig1, when A changes from high to low, after a short delay, B becomes to high;
when B changes from high to low, after a short delay, C becomes to high;
when C changes from high to low, after a short delay, A becomes to high;
and circulate follow this.
Use a clock and some digital gates to realize it, could some one help me?
|
|
| Back to top |
|
 |
Fom
Joined: 10 Mar 2004
Posts: 778
Helped: 57
Location: Taiwan
|
19 Oct 2006 8:58 Re: Could you help me to generate these digital signal ? |
|
|
|
|
There is no Fig. 1.
What signals will make B and C change from high to low?
|
|
| Back to top |
|
|
incol
Joined: 18 Jan 2005
Posts: 97
|
19 Oct 2006 9:55 Re: Could you help me to generate these digital signal ? |
|
|
|
|
here is the Fig, and A,B,C are all the signals which I want the circuit to generate.
http://www.edaboard.com/viewtopic.php?p=709552#709552
|
|
| Back to top |
|
|
Google
AdSense
|
19 Oct 2006 9:55 Ads |
|
|
|
|
|
|
| Back to top |
|
|
nand_gates
Joined: 19 Jul 2004
Posts: 907
Helped: 120
|
19 Oct 2006 12:11 Re: Could you help me to generate these digital signal ? |
|
|
|
|
Here is one solution but its not generic.
May be ur looking this for 3 phase inverter??
| Code: |
module shifter (
// Outputs
A, B, C,
// Inputs
clk
);
input clk;
output A, B, C;
reg [9:0] count = 0;
assign C = |count[9:8];
assign B = |count[5:4];
assign A = |count[1:0];
always @(posedge clk)
count <= {count[9:0],~|count[9:1]};
endmodule // shifter |
|
|
| Back to top |
|
|
incol
Joined: 18 Jan 2005
Posts: 97
|
20 Oct 2006 2:14 Re: Could you help me to generate these digital signal ? |
|
|
|
|
Hi
Thank you for your help,could I use some nand or nor gates to realize it?
| nand_gates wrote: |
Here is one solution but its not generic.
May be ur looking this for 3 phase inverter??
| Code: |
module shifter (
// Outputs
A, B, C,
// Inputs
clk
);
input clk;
output A, B, C;
reg [9:0] count = 0;
assign C = |count[9:8];
assign B = |count[5:4];
assign A = |count[1:0];
always @(posedge clk)
count <= {count[9:0],~|count[9:1]};
endmodule // shifter |
|
|
|
| Back to top |
|
|
its_thepip
Joined: 15 Sep 2006
Posts: 44
Helped: 2
|
23 Oct 2006 5:44 Re: Could you help me to generate these digital signal ? |
|
|
|
|
| do as same as above
|
|
| Back to top |
|
|
