electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

BIASING OF SOURCE AND DRAIN JUNCTIONS IN MOS ?


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> BIASING OF SOURCE AND DRAIN JUNCTIONS IN MOS ?
Author Message
its_thepip



Joined: 15 Sep 2006
Posts: 44
Helped: 2


Post10 Oct 2006 15:41   

why reverse biased juction nmos


Hi
In MOS , there are two pn junctions formed
1) Between n+ Source and PSubstrate
2)Between n+ Drain and PSubstrate
In Kang,I read that these junctions are always reverse biased ...
How does this happen ??
If the junction 1 is to be reverse biased , then source has to be at a higher potential than the Psubstrate
But to eliminate the body effect , we short the substrate and source....
In this situation , how does the source-substrate be reversie biased ???
Back to top
Google
AdSense
Google Adsense




Post10 Oct 2006 15:41   

Ads




Back to top
sengyee88



Joined: 09 Oct 2006
Posts: 124
Helped: 20


Post10 Oct 2006 16:28   

mos substrate biasing


Quote:

In MOS , there are two pn junctions formed
1) Between n+ Source and PSubstrate
2)Between n+ Drain and PSubstrate
In Kang,I read that these junctions are always reverse biased ...
How does this happen ??


This is the reason that normally bulk of PMOS always connected to supply while bulk of NMS always connected to lowest supply (VSS).

Quote:

If the junction 1 is to be reverse biased , then source has to be at a higher potential than the Psubstrate
But to eliminate the body effect , we short the substrate and source....
In this situation , how does the source-substrate be reversie biased ???


Normally we only short substrate and source for differential pair, as we want to avoid Vth fluctuation due to change of Vsb and avoid supply noise directly coupled to differential pair via substrate. In this case, source-substrate will neither be reversed biased nor forward biased.
Back to top
bunalmis



Joined: 03 Jan 2003
Posts: 254
Helped: 5
Location: Turkey


Post10 Oct 2006 16:50   

forward biasing substrate source drain nmos


Quote:
we short the substrate and source....
In this situation , how does the source-substrate be reversie biased ???


This is valid for three terminal MOS.

If you want reverse bias you need four terminal MOS.
Back to top
zxcynosure



Joined: 22 Dec 2005
Posts: 7


Post10 Oct 2006 17:02   

source biasing mos


in real fact. all mos are 4 terminal devices. generally, there are 2 operating.
(use nmos for example)
1. source and bulk(substrate or pwell) connect together. based on standard cmos process, there are not isolated P-well, so, bulk is directly connected to substrate together with source, without body effect.

2. bulk connects to lowest votlage(lower than source, otherwise, bulk source pn junction will forward bias). this can be seen in source follower, switch application et al.

In all cases, PN junction will not forward bias, but will zero bias or reverse bias
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> BIASING OF SOURCE AND DRAIN JUNCTIONS IN MOS ?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
what happens if we short drain-gate AND drain-sourse in MOS (6)
The source region is wider than the drain for power MOS Tr (3)
Source and Drain (6)
Source and Drain question (3)
Can drain and source be reversed in FETs? (9)
how to caluculate area and perimeter of source drain (1)
finding equivalent resistance looking into drain and source (4)
CMOS transistor nodes Source and Drain same or different? (7)
DRAIN-MOS on the layout (3)
MOS biasing circuit (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS