folding Verilog("begin"-"end") code in G

EDAboard.com Forum Index -> Electronic Elementary Questions -> folding Verilog("begin"-"end") code in G

Author

Message

davyzhu

Joined: 23 May 2004
Posts: 521
Helped: 3
Location: oriental

14 Sep 2006 15:28 folding Verilog("begin"-"end") code in G

Hi all,

I want to folding Verilog code in GVIM.

The Verilog code clause is "begin"-"end" pair. Is there any tutorial talk about how to use the folding in GVIM? And does GVIM support "begin"-"end" pair folding? Thanks!

BTW, my GVIM version is 6.2.

Best regards,
Davy

Google
AdSense
Google Adsense

14 Sep 2006 15:28 Ads

Harmasha

Joined: 03 Jan 2006
Posts: 72
Helped: 4

15 Sep 2006 17:33 Re: folding Verilog("begin"-"end") code

Hi,
can you lcarify what is folding?

(Assuming that it is opening a begin and correctly closing it with a corresponding end, then
The gvim checks only paranthesis folding.
You need to develop a coding ethic of your own to check this out.
One way is intending.
begin
xxxx
xxxx
if (xxx)
begin
yyyy
yyyy
end
else
begin
zzz
zzz
end
xxxx
xxxx
end

Hope I cleared you.)