electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

PLL: Cycle slipping detector, lock detection, please help


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> PLL: Cycle slipping detector, lock detection, please help
Author Message
wylee



Joined: 17 Feb 2004
Posts: 113
Helped: 5
Location: Malaysia


Post14 Sep 2006 5:07   

cycle slipping pll


Referring to the circuit posted by safwatonline, http://www.edaboard.com/viewtopic.php?p=597721#597721

For lock detection,

what are the problems/disadvantages of using a cycle slip detector (cycle slipping detector) connected as below?

1. Will there be any false detection? (e.g: when same clocks phase but different frequencies)
2. How accurrate is the detector?



Sorry, but you need login in to view this attachment

Back to top
rfsystem



Joined: 25 Feb 2002
Posts: 858
Helped: 96


Post16 Sep 2006 16:11   

pll cycle slip


There two different topics here:

1. Lock detection
2. Cycle slip detection

The circuit above detect a single slip. The slip detection is used to

a. accumulate the slips to have a phase synchronious switching between 2 frequencies
b. increase gain of the chargepump if some slips accumulate (only 1 slip decrease stability) to speedup settling

Lock detection used different circuits to have various trades of lock phase range, sensitivity,..
Back to top
Google
AdSense
Google Adsense




Post16 Sep 2006 16:11   

Ads




Back to top
wylee



Joined: 17 Feb 2004
Posts: 113
Helped: 5
Location: Malaysia


Post19 Sep 2006 2:48   

Re: PLL: Cycle slipping detector, lock detection, please hel


Reply from safwatonline,

Hello wylee,
i dont have too much information about the lock detector except the basic operation, but here is what i think anyway:
the cycle slipping seems to be good and simple way to detect the lock but it has a main disadvantage that u cannot accuratly detect the lock as in some application like in CDR u need to get the lock detection in terms of UI and switch to the phase allignment loop acording to this value (and vice versa), but on the other hand it makes a really simple solution for non-accurate detection, if u want an accurate detection i suggest the counter methode.
anyway to be exactly sure , there is an obvious solution which is making a large signal model \"using verilog-A for instance\" and do some simulations , this must be done anyway \"i guess\" during the PLL design and if u choosed to do the Cycle slipping Lock Detector then as u can see it is nothing more than the extra to FF\'s which u should have already made in ur model.
sorry that i couldn\'t help any more .
regards
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> PLL: Cycle slipping detector, lock detection, please help
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
lock detection in PLL (9)
How to implement a PLL lock detector? (7)
how to design a lock detector for pll (4)
How to make DLL lock to 1 cycle (2)
lock detector (2)
A duty cycle detector (5)
help required in designing of phase detector and VCO for PLL (9)
Please help me in duty cyle detection circuit (9)
Help Please. I need to build an Infrared detector switch. (5)
H-lock PLL (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS