electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

vlsi cell characterization


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> vlsi cell characterization
Author Message
utmseng



Joined: 22 May 2001
Posts: 22
Location: AZ


Post24 Apr 2002 19:00   


I wish to use Hspice to find setup and hold time of my DFF.

I use the bisection method, as suggested by the manuals. For my positive edge clock, active high input and output DFF circuit, the simulation waveform shows that the data signal falls before the clock rising edge (seems to violating the hold time constraint). Why is it so?

Is it because my DFF is having negative hold time?

Can any one provide me with examples of hspice script to find the setup and hold time?

Thanks!
Back to top
Google
AdSense
Google Adsense




Post24 Apr 2002 19:00   

Ads




Back to top
wxy214



Joined: 10 May 2002
Posts: 12


Post09 Jul 2003 4:06   

cell characterization!


help!

how can I use hspice to calculate the setup time and hold time for DFF or Dlatch?

if I get delay information(tr tf tplh tphl Tsetup Thold) about digital standard cells, how can I add them to cell library, thus in cadence composer environment, I can run verilog_XL simulation!
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> vlsi cell characterization
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Cell Characterization (2)
cell characterization (2)
wanted cell characterization tools (2)
standard cell characterization problem (3)
I need to do Standard Cell Characterization and Modeling. (4)
[req] Cadence TLF Syntax & cell characterization problem (1)
what is" power cell ,IO cell and spare cell"? (2)
What's the difference between dummy cell & spare cell? (4)
End cap, well tap cell definition and spare cell usage (3)
how to insert tie cell for spare cell (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS