vlsi cell characterization

EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> vlsi cell characterization

Author

Message

utmseng

Joined: 22 May 2001
Posts: 22
Location: AZ

24 Apr 2002 19:00

I wish to use Hspice to find setup and hold time of my DFF.

I use the bisection method, as suggested by the manuals. For my positive edge clock, active high input and output DFF circuit, the simulation waveform shows that the data signal falls before the clock rising edge (seems to violating the hold time constraint). Why is it so?

Is it because my DFF is having negative hold time?

Can any one provide me with examples of hspice script to find the setup and hold time?

Thanks!

Google
AdSense
Google Adsense

24 Apr 2002 19:00 Ads

wxy214

Joined: 10 May 2002
Posts: 12

09 Jul 2003 4:06 cell characterization!

help!

how can I use hspice to calculate the setup time and hold time for DFF or Dlatch?

if I get delay information(tr tf tplh tphl Tsetup Thold) about digital standard cells, how can I add them to cell library, thus in cadence composer environment, I can run verilog_XL simulation!