Rules | Recent posts | topic RSS | Search | Register  | Log in

vlsi cell characterization

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
utmseng



Joined: 22 May 2001
Posts: 22
Location: AZ


Post24 Apr 2002 19:00   
tags: dff setup time hspice

I wish to use Hspice to find setup and hold time of my DFF.

I use the bisection method, as suggested by the manuals. For my positive edge clock, active high input and output DFF circuit, the simulation waveform shows that the data signal falls before the clock rising edge (seems to violating the hold time constraint). Why is it so?

Is it because my DFF is having negative hold time?

Can any one provide me with examples of hspice script to find the setup and hold time?

Thanks!
Back to top
wxy214



Joined: 10 May 2002
Posts: 12


Post09 Jul 2003 4:06   cell characterization!
tags: dff setup time hspice

help!

how can I use hspice to calculate the setup time and hold time for DFF or Dlatch?

if I get delay information(tr tf tplh tphl Tsetup Thold) about digital standard cells, how can I add them to cell library, thus in cadence composer environment, I can run verilog_XL simulation!
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap