Rules | Recent posts | topic RSS | Search | Register  | Log in

relationship between phase shift/gain/bandwidth and jitter?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
windmillkity



Joined: 28 Jul 2005
Posts: 103
Helped: 1


Post29 Aug 2006 4:52   relationship between phase shift/gain/bandwidth and jitter?

Hi folks,

Any relationship between phase/gain/bandwidth and jitter?

I am designing a limiting amplifier using acticve inductive peaking configuration.
I found everything else is ok but jitter. I thought this mightbe because of too much phase shift (1.5G, about 180 degree) due to addition pole henerated by this structure. However, I tried other structure like cherry-hooper architure, the same amount of phase shift doesn't casue so much jitter.

So I am confused about my initial doubt.

My question is what is the relationship between phase shift/gain/bandwidth and jitter?

Regards,

Wind
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap