Rules | Recent posts | topic RSS | Search | Register  | Log in

convergence problem during DC analysis

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
chviswanadh



Joined: 02 May 2005
Posts: 482
Helped: 188
Location: Bangalore


Post22 Aug 2006 14:32   convergence problem during DC analysis

Hello,

I am working on a DC-DC converter. I am using cadence spectre for simulations. My transient analysis is simulating fine but the DC analysis is giving an error saying
No DC Solution(No convergence)

Can anybody help me how to overcome this.

Thanks
Kasi
Back to top
shaikhsarfraz



Joined: 08 Aug 2006
Posts: 306
Helped: 19


Post22 Aug 2006 14:37   Re: convergence problem during DC analysis

The convergence problem can be due to settings that you have to do regarding
reltol etc.
If that also doesnt work search in sourcelink, there you can find the solution to this problem
Back to top
chviswanadh



Joined: 02 May 2005
Posts: 482
Helped: 188
Location: Bangalore


Post22 Aug 2006 14:45   Re: convergence problem during DC analysis

Hello shaik,

Thanks for ur reply. Is that the only option we can tryout because i have already tried that and even spoke to the cadence people. There should not be any problem what they say. Do u have anything else to say regarding this

Thanks
Kasi
Back to top
safwatonline



Joined: 19 Nov 2005
Posts: 1352
Helped: 164
Location: EGYPT


Post22 Aug 2006 15:52   convergence problem during DC analysis

maybe posting the schematic may help,
Back to top
shaikhsarfraz



Joined: 08 Aug 2006
Posts: 306
Helped: 19


Post24 Aug 2006 13:37   Re: convergence problem during DC analysis

Hi Kashi,
As you have said that you are able to perform transient analysis but the DC analysis has convergence problem.

For that you can try this

Increase the value of IABSTOL in cadence simulation setup.
Also reduce the value of gmin

Actually I have also faced some problem like this so it can help you.

Thanks
Shaikh Sarfraz
Back to top
chviswanadh



Joined: 02 May 2005
Posts: 482
Helped: 188
Location: Bangalore


Post24 Aug 2006 13:50   Re: convergence problem during DC analysis

Hello Shaik,

Thanks for the reply. I was initially trying to reduce loosen the tolerance but didnt increase gmin. I tried increasing it now its working fine.

Thanks
Kasi
Back to top
vbhupendra



Joined: 11 May 2005
Posts: 238
Helped: 6
Location: GOA, INDIA


Post24 Aug 2006 17:50   Re: convergence problem during DC analysis

set gmindc to larger value !
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap