Rules | Recent posts | topic RSS | Search | Register  | Log in

About offset voltage of error amplifier

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
jefferson



Joined: 17 Mar 2006
Posts: 27
Location: shenzhen,China


Post21 Aug 2006 8:47   About offset voltage of error amplifier

Hi all,anyone know how to analysis the offset voltage of EA?
When simulated,it's seemed that little offset voltage exist.But infact it exists.
1.How to estimate it?
2.Is offset voltage varies with Vdd? How?
3.Is offset voltage has any relationship with its gain or bandwidth? How?
4.What would be do to avoid it?

Any reply would be appreciated.
Back to top
elbadry



Joined: 06 May 2005
Posts: 358
Helped: 62
Location: Egypt


Post21 Aug 2006 14:27   Re: About offset voltage of error amplifier

Offset voltage usually has two components:

1. Systematic: This is due to bias mismatches ( Johns and Martin provides good discussion of offset )

2. Random: This is due to mismatches that occur during fabrication. For a properly designed Opamp, this will be the dominant source of offset voltage. Usually, this can be overcome by increasing the area ( W*L) of input pair. The fab should provide mismatch data and/or monte carlo modeles so that you can estimate the offset

I think that it has nothing to do with supply voltage or gain/bandwidth.
Back to top
jefferson



Joined: 17 Mar 2006
Posts: 27
Location: shenzhen,China


Post22 Aug 2006 9:10   About offset voltage of error amplifier

Thanks elbadry.

Maybe I should know the approximate offset of an Opamp.
But where can I get Johns and Martin'materails.
THanks.
Back to top
elbadry



Joined: 06 May 2005
Posts: 358
Helped: 62
Location: Egypt


Post22 Aug 2006 9:17   Re: About offset voltage of error amplifier

I think you can find the book on edaboard
Back to top
sankudey



Joined: 06 Sep 2005
Posts: 548
Helped: 250
Location: India


Post22 Aug 2006 11:37   Re: About offset voltage of error amplifier

Hi,
Offset Voltage is an DC characteristics and comes from non-ideality as described above as MISMATCH.

The related docs are :

1. Grey-Meyer Book: Look in Diff-Amp chapter :

http://www.edaboard.com/viewtopic.php?t=73630&highlight=gray+grey

2. The following Posts in This board: (A little Similar)

How to measure Offset in Simulation:
http://www.edaboard.com/viewtopic.php?t=154335&highlight=sankudey

sankudey
Back to top
bicave



Joined: 19 Jun 2006
Posts: 66
Helped: 2


Post22 Aug 2006 17:47   About offset voltage of error amplifier

-increase W/L and W*L to reduce offset voltage
-small i bias reduce offset voltage

to estimate it...? there's no expression or equation.
Back to top
electronrancher



Joined: 24 Mar 2002
Posts: 479
Helped: 34


Post22 Aug 2006 23:51   About offset voltage of error amplifier

no equation? I think you need to go back to your textbooks!

random offset follows 1/sqrt(AREA). The exact value will be C/sqrt(Weff*Leff) where C is a constant for your process including Tox and Weff and Leff are the effective W/L of your device.

So thinner Tox gives better matching with a linear dependence, and larger area gives 1/sqrt() better matching. I usually say 1um square gives about 20mV random offset in a 1/2 um process.

You will have offset due to the diff pair and any sets of matched current mirrors. Cascodes usually aren't too bad. To calculate, you can probably estimate only the first stage. Diff pair will have a delta-Vt based on area, and mirrors will have a delta-I. Convert this delta-I to input referred offset and add to the delta-Vt of the diff pair, and that's probably a reasonable estimation.
Back to top
qutang



Joined: 25 Oct 2004
Posts: 315
Helped: 6


Post23 Aug 2006 5:48   About offset voltage of error amplifier

using dc sweep to see the offset. it at the biggest gm position
Back to top
chenjia



Joined: 16 Apr 2005
Posts: 68
Helped: 5


Post26 Aug 2006 5:50   About offset voltage of error amplifier

run monte carlo simulation or hand calculation
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap