Rules | Recent posts | topic RSS | Search | Register  | Log in

Guard Ring

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
khorlipmin



Joined: 03 Jan 2005
Posts: 55


Post19 Aug 2006 11:37   Guard Ring

Can anyone explain the purpose of guard ring and what do I do with it? say if I have a gnd! guard ring, do I connect all the gnd to it? do I need another Vdd ring?
How do I connect to the IO pad then? still with the guard ring on?
Any link or decumentation would be helpful. thanks
Back to top
jerryzhao



Joined: 08 Oct 2005
Posts: 156
Helped: 18


Post19 Aug 2006 15:08   Guard Ring

one reason we add guard aroud analog circuit in order to shied the noise from digital substrate. At that time the guard can,t connect the digital power.
Back to top
safwatonline



Joined: 19 Nov 2005
Posts: 1352
Helped: 164
Location: EGYPT


Post19 Aug 2006 15:13   Guard Ring

high isnt the guard ring a reverse bias junction i.e. if the Substrate is P then the Guard ring is actually an N doping to make a BJT in OFF i.e. two back to back junction both in reverse

plz correct me if i am wrong
Back to top
khorlipmin



Joined: 03 Jan 2005
Posts: 55


Post20 Aug 2006 12:47   Re: Guard Ring

So the guard ring is grounded? gnd! not Vdd! ?
Then should I be adding PPLUS at the diffusion contact area along the guard ring?
Back to top
safwatonline



Joined: 19 Nov 2005
Posts: 1352
Helped: 164
Location: EGYPT


Post20 Aug 2006 12:59   Guard Ring

hI,
if what i said is correct, then to make a reverse bias the P should be connected to GND "which is a bulk tie" and the N should be connected to VDD "through some NPLUS"
Back to top
muiyuen



Joined: 25 Jan 2006
Posts: 44
Helped: 2
Location: Malaysia


Post21 Aug 2006 3:31   Re: Guard Ring

Hi safwatonline, khorlipmin,

Quote:
Guard rings prevent minority carriers injected by one device from interfering with the operation of another device. Not only do guard rings prevent latchup, but they also block noise coupling that might otherwise interfere with the operation of low-power circuitry


This is from The Art of Analog Layout by Alan Hastings, they have one topic on guard rings.
Back to top
khorlipmin



Joined: 03 Jan 2005
Posts: 55


Post21 Aug 2006 14:59   Re: Guard Ring

so since I have a bias replica circuit, a VCO core and a output buffer, which one of the should the guard ring applied to? issit the whole chip or just the VCO core?
Back to top
safwatonline



Joined: 19 Nov 2005
Posts: 1352
Helped: 164
Location: EGYPT


Post21 Aug 2006 15:15   Guard Ring

u can guard ring all blocks , i think it is up to u
Back to top
soorajsram



Joined: 06 Jan 2006
Posts: 39
Helped: 7
Location: Bangalore


Post22 Aug 2006 8:07   Re: Guard Ring

Please go through the book The Art of Analog Layout, you get almost all your
doubts answered.
Back to top
khorlipmin



Joined: 03 Jan 2005
Posts: 55


Post22 Aug 2006 10:59   Guard Ring

yeah, i have ordered the book. on its way, cheers!
Back to top
safwatonline



Joined: 19 Nov 2005
Posts: 1352
Helped: 164
Location: EGYPT


Post22 Aug 2006 11:02   Guard Ring

dont order it
it is available for free here
Back to top
khorlipmin



Joined: 03 Jan 2005
Posts: 55


Post22 Aug 2006 12:03   Guard Ring

thanks for the info, luckily i didnt pay for it, just ordered through the uni library
Back to top
leelamadhav



Joined: 19 Aug 2006
Posts: 22
Helped: 3


Post23 Aug 2006 9:39   Re: Guard Ring

The gaurd ring around PMOS which is in an n well is n+ gaurd ring which needs to be connected to VDD not p+... correct me if i am wrong
Back to top
drasta



Joined: 15 Sep 2004
Posts: 26


Post23 Aug 2006 10:12   Re: Guard Ring

leelamadhav is right for NWELL you use nmoat guard ring connected to the VDD and for PWELL you use pmoat connected to the GND. It is usually to lower noise on board ant isolate the device usually analog.
Back to top
qutang



Joined: 25 Oct 2004
Posts: 315
Helped: 6


Post24 Aug 2006 11:14   Guard Ring

it can avoid latch-up ,i think
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap