| Author |
Message |
truebs
Joined: 21 Jan 2005
Posts: 322
Helped: 19
Location: Asia
|
 18 Aug 2006 13:08 what is DFT ? |
|
|
|
|
| what is design for test in simple terms ?
|
|
| Back to top |
|
 |
omara007
Joined: 06 Jan 2003
Posts: 1175
Helped: 35
Location: Dubai
|
| 18 Aug 2006 13:12 Re: what is DFT ? |
|
|
|
|
| DFT is concerned about inserting some non-related to the design functionality circuits for the purpose of being able to easily test the chip after being manufactored and locate the mal parts in order to define the yield of the patch.
|
|
| Back to top |
|
|
funzero
Joined: 19 Nov 2004
Posts: 203
Helped: 8
|
| 18 Aug 2006 13:38 Re: what is DFT ? |
|
|
|
|
It stand for Design For Test.
It means you must provide a method to verify your silicon chip's function .
When your chip was in silicon format , it can only response to your stimulate .
So you will do your best to achieve this two points.
all your internal node can be set and obeserved,in this point your chip can be full tested .
so DFT means you must think test before your chip 's manufactured .
|
|
| Back to top |
|
|
omara007
Joined: 06 Jan 2003
Posts: 1175
Helped: 35
Location: Dubai
|
| 18 Aug 2006 21:14 Re: what is DFT ? |
|
|
|
|
| funzero wrote: |
It stand for Design For Test.
It means you must provide a method to verify your silicon chip's function .
. |
Sorry to say you are WRONG ..
DFT doesn't verify the function .. it verifies that manufactoring has be done correctly or not ..
|
|
| Back to top |
|
|
ray123
Joined: 25 Nov 2003
Posts: 52
Helped: 3
|
| 19 Aug 2006 6:20 Re: what is DFT ? |
|
|
|
|
| funzero wrote: |
It stand for Design For Test.
It means you must provide a method to verify your silicon chip's function .
When your chip was in silicon format , it can only response to your stimulate .
So you will do your best to achieve this two points.
all your internal node can be set and obeserved,in this point your chip can be full tested .
so DFT means you must think test before your chip 's manufactured . |
What you say is testmode implementation, not DFT.
|
|
| Back to top |
|
|
haytham
Joined: 06 Jun 2004
Posts: 223
Helped: 14
Location: Egypt
|
| 19 Aug 2006 10:33 Re: what is DFT ? |
|
|
|
|
| ray123 wrote: |
| funzero wrote: |
It stand for Design For Test.
It means you must provide a method to verify your silicon chip's function .
When your chip was in silicon format , it can only response to your stimulate .
So you will do your best to achieve this two points.
all your internal node can be set and obeserved,in this point your chip can be full tested .
so DFT means you must think test before your chip 's manufactured . |
What you say is testmode implementation, not DFT. |
Absolutely right test mode is different than DFT
|
|
| Back to top |
|
|
funzero
Joined: 19 Nov 2004
Posts: 203
Helped: 8
|
| 20 Aug 2006 2:07 Re: what is DFT ? |
|
|
|
|
Scan chain assertion and atpg is only a part of DFT not all.
You must think how to do your test , and then you can test your circuit.
Testing scheme is planned in the beginning of asic or project.
|
|
| Back to top |
|
|
newcpu
Joined: 30 Oct 2005
Posts: 80
Helped: 2
|
| 21 Aug 2006 6:35 what is DFT ? |
|
|
|
|
| DFT generally includes scan test, jtag, rambist and at speed testing.
|
|
| Back to top |
|
|
haoboy
Joined: 24 Sep 2004
Posts: 47
Helped: 1
|
| 21 Aug 2006 12:14 what is DFT ? |
|
|
|
|
| it includes test concept as well.
|
|
| Back to top |
|
|
funster
Joined: 30 Jun 2005
Posts: 235
Helped: 12
|
| 23 Aug 2006 17:31 Re: what is DFT ? |
|
|
|
|
Design for test is a procedure to add test logic on synthesized netlist and
generate ATPG for future prodution test.
best regards
| truebs wrote: |
| what is design for test in simple terms ? |
|
|
| Back to top |
|
|
mvkarthik
Joined: 10 May 2006
Posts: 7
|
| 24 Aug 2006 18:37 Re: what is DFT ? |
|
|
|
|
Hi,
This is just a technique to test your chip is manufactured correctly / not. This involves putting in test structures and verifying the same through patterns.
- Karthik
|
|
| Back to top |
|
|
foster_cn
Joined: 14 Jan 2003
Posts: 74
Helped: 2
|
| 25 Aug 2006 8:02 what is DFT ? |
|
|
|
|
| is there any good book recommanded?
|
|
| Back to top |
|
|
hys
Joined: 15 Mar 2006
Posts: 38
Helped: 2
|
| 26 Aug 2006 6:18 Re: what is DFT ? |
|
|
|
|
| mvkarthik wrote: |
Hi,
This is just a technique to test your chip is manufactured correctly / not. This involves putting in test structures and verifying the same through patterns.
- Karthik |
I would like to add to this.
DFT aims to :
- be able to figure out whether my manufactured chip has any physical defects.
- test the manufactured chip by adding some test structure (during the design phase) which will aid the desired amount of testability finally.
Scan, BIST etc.... and just some of the examples of test structures that we commonly add in the chip. Yes... as someone already mentioned these test structures do not have any significance in the functionality of the chip. These are purely meant for TESTABILITY.
Best Regards,
Harish
http://hdlplanet.tripod.com
http://groups.yahoo.com/group/hdlplanet
|
|
| Back to top |
|
|
funster
Joined: 30 Jun 2005
Posts: 235
Helped: 12
|
| 09 Sep 2006 5:27 Re: what is DFT ? |
|
|
|
|
DFT is for production test purpose to saparate good dies and bad dies.
best regards
| truebs wrote: |
| what is design for test in simple terms ? |
|
|
| Back to top |
|
|
laglead
Joined: 21 Feb 2006
Posts: 273
Helped: 17
|
| 14 Sep 2006 14:15 Re: what is DFT ? |
|
|
|
|
| It can stand for design for test. It also can stand for digital Fourier Transform.
|
|
| Back to top |
|
|
sparso
Joined: 30 Dec 2006
Posts: 63
Helped: 1
|
| 06 Jan 2007 5:00 Re: what is DFT ? |
|
|
|
|
| omara007 wrote: |
| funzero wrote: |
It stand for Design For Test.
It means you must provide a method to verify your silicon chip's function .
. |
Sorry to say you are WRONG ..
DFT doesn't verify the function .. it verifies that manufactoring has be done correctly or not .. |
How about loop-back tests with built in analyzers? Thats part of DfT but testing the actual functionality.
|
|
| Back to top |
|
|
pratap_v
Joined: 06 Jan 2007
Posts: 69
Helped: 3
|
| 06 Jan 2007 6:37 Re: what is DFT ? |
|
|
|
|
| DFT refers to those design techniques that makes test generation and test application cost effective to increase the test coverage,to reduce time to market to achieve high quality metrics.
|
|
| Back to top |
|
|
cheelgo
Joined: 23 Nov 2004
Posts: 82
Helped: 3
|
| 07 Jan 2007 6:29 Re: what is DFT ? |
|
|
|
|
| sparso wrote: |
| omara007 wrote: |
| funzero wrote: |
It stand for Design For Test.
It means you must provide a method to verify your silicon chip's function .
. |
Sorry to say you are WRONG ..
DFT doesn't verify the function .. it verifies that manufactoring has be done correctly or not .. |
How about loop-back tests with built in analyzers? Thats part of DfT but testing the actual functionality. |
like high-speed I/O test like SerDes, we use loop-back test like BERT or other functionality. this blong to DFT.
|
|
| Back to top |
|
|
seenu
Joined: 21 Mar 2006
Posts: 4
|
| 08 Jan 2007 14:12 Re: what is DFT ? |
|
|
|
|
DFT as earlier defined by many members on the forum stands for Design for Testability or Design for Test
Its different from the functional verification which run to check the desiign functions according to the fucntionality
but It is closely related to functional verification problem of determining if the circuit specified by the netlist meets the functional specifications, assuming it is built correctly.
Actually in DFT we use ATPG's to generate a testvector (which is a chain of '0's and '1's ) and then scanned through the scain chain with in design and verifiied against the expexted one
|
|
| Back to top |
|
|
sumit_techkgp
Joined: 01 Apr 2007
Posts: 135
Helped: 3
|
| 14 Apr 2007 5:04 what is DFT ? |
|
|
|
|
| Additional insertion of some logic tio trace faults in farbicated wafers.
|
|
| Back to top |
|
|
