Rules | Recent posts | topic RSS | Search | Register  | Log in

How to predict the phase noise of PLL?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
answer



Joined: 08 Dec 2004
Posts: 4


Post16 Aug 2006 6:19   How to predict the phase noise of PLL?

thanks
Back to top
Y.C Park



Joined: 20 Dec 2004
Posts: 47
Helped: 2


Post16 Aug 2006 6:33   Re: How to predict the phase noise of PLL?

Hello

You can simulation by cadence PSS simulation.
To reduce simulation time, You'd better change digital block to VerilogA models.

Thanks.
Back to top
lewisflame



Joined: 07 Dec 2004
Posts: 10


Post21 Aug 2006 13:49   How to predict the phase noise of PLL?

Do we have to consider phase noise of PLL, when we design a pipeline ADC system modeling where clock is generated by PLL?
Back to top
khouly



Joined: 20 Oct 2003
Posts: 2470
Helped: 342
Location: EGYPT


Post22 Aug 2006 23:28   Re: How to predict the phase noise of PLL?

u can predict PLL phase noise simply by hand analysis , but it is hard

1) check if major contributin of the phase noise
2) check the transfer function of the PLL due to this source

note . for phase noise from reffernce "the PLL is low pass filter"
for phase noise from the VCO "the PLL is high pass filter

3) caluate the gain and attenuation of every source , add them finally

this is a crude approximation for phase noise calculation

but if u want a accurate results , PSS with phase noise simulation is a must

khouly
Back to top
jfyan



Joined: 03 May 2006
Posts: 199
Helped: 22
Location: shanghai,china


Post23 Aug 2006 1:47   Re: How to predict the phase noise of PLL?

answer wrote:
thanks

hi,
i suggest you join anthoer forum:
http://www.designers-guide.org/.
i think it is one of the most technical forum about jitter and phase noise to PLL.
enjoy.
jeff.yan
Back to top
shaikhsarfraz



Joined: 08 Aug 2006
Posts: 306
Helped: 19


Post24 Aug 2006 10:41   Re: How to predict the phase noise of PLL?

Hi,
You can predict the phase noise of PLL by performing PSS and PNOISE analysis.

Thanks
Shaikh Sarfraz
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap