electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

OrCAD and PLD


Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> OrCAD and PLD
Author Message
pavel47



Joined: 08 Nov 2005
Posts: 27
Location: Switzerland


Post13 Aug 2006 17:01   

orcad pld


Hello

I am new in PLD so my questions may seem stupid...
If it's a case, appologize for them.

There are my questions:
1. Is there a possibility to generate .jed file from OrCAD.
2. If it's possible how to use Atmel chips. When I run Programmable Logic Project Wizard in OrCAD, there is no Atmel vendor. Only Actel, Altera and Xilinx.

Thanks in advance.

Pavel.
Back to top
jhallows



Joined: 01 Jan 1970
Posts: 88
Helped: 3


Post26 Aug 2006 18:42   

orcad/pld


Quote:
1. Is there a possibility to generate .jed file from OrCAD.

No. You would use a thrid party utility to compile your equations to a jed.

If you are using simple PAL's/GAL's, use http://elm-chan.org/fsw/fgal.zip

Quote:
2. If it's possible how to use Atmel chips. When I run Programmable Logic Project Wizard in OrCAD, there is no Atmel vendor. Only Actel, @ltera and Xilinx.


Really Orcad FPGA are for legacy designs. You would require third party tools to use Orcad FPGA and I don't think Atmel is supported.

Mainly Orcad is now used for schematic capture and layout. So you will design your PLD in some third party tool, (usually vendor provided), create a schmatic representation (in orcad) and create the PCB with Orcad Layout.

If you have simple Pal's/Gal's, you can simulate your design with Orcad Pspice.
Back to top
Google
AdSense
Google Adsense




Post26 Aug 2006 18:42   

Ads




Back to top
Mr.Cool



Joined: 20 Jun 2001
Posts: 627
Helped: 24


Post25 Mar 2009 4:21   

orcad pspice pal gal pld


is this still true? seems cadence 16.2 has updated its FPGA support.

Mr.Cool
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> OrCAD and PLD
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
ORCAD Capture: Problem with grid between Orcad 10.3 and 15.7 (1)
Is it possible to covert Concept->OrCAD and OrCAD->Con (1)
Proteus and PLD simulation (1)
PLD Tutorial and Compiler. (2)
Difference between PLD, CPLD and FPGA (2)
Difference between FPGA, PLD, CPLD and ASIC... (2)
MP3 decoder chip built with PLD and VHDL (44)
Need PLD and PIC source codes for BitScope.. (7)
(FPGA, CPLD, PLD) Free and Low-Cost Software (1)
what're pal,gal,pld,spld,cpld,peel,fpga and asic? (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS