electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

$system() in verilog HDL
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> $system() in verilog HDL
Author Message
sakthi_tallika



Joined: 03 Aug 2006
Posts: 14
Helped: 3
Post09 Aug 2006 6:44   

verilog system task run unix command
Does anybody knows about the $system() system task in verilog? please let me know the list of arguments used in this task

--sakthi
Back to top
naveen reddy



Joined: 02 Jun 2005
Posts: 27
Post09 Aug 2006 10:36   

Re: $system() in verilog HDL
hai sakthi
i dont think there is a system task as $system() in verilog
in which context are u looking for it
Back to top
sakthi_tallika



Joined: 03 Aug 2006
Posts: 14
Helped: 3
Post09 Aug 2006 10:42   

Re: $system() in verilog HDL
Even I never used/heared about this task. But in one of our customer enviornment this task is used. Basically this task is used to execute OS command. In our env, we are using this command to get the system date(unix command "date").

regards,
Sakthi.
Back to top
chandhramohan



Joined: 24 Mar 2005
Posts: 50
Helped: 6
Post09 Aug 2006 12:29   

Re: $system() in verilog HDL
Hi Sakthi,

$system() is not a verilog inbuilt task , it could be a user defined PLI system task called in the verilog testbench . Which will be invoked during compilation / simulation & executes UNIX / C program written by the user ,which inturn will be printing the Time , date .

Hope your doubt is cleared .

Regards
Chandhramohan
Back to top
sakthi_tallika



Joined: 03 Aug 2006
Posts: 14
Helped: 3
Post10 Aug 2006 9:19   

Re: $system() in verilog HDL
I hv checked this also before placing a querry. I am not seeing any PLI in my env.
It is a pure verilog. I am not sure whether this new system task is added in v2k.
Back to top
aji_vlsi



Joined: 10 Sep 2004
Posts: 640
Helped: 72
Location: Bangalore, India
Post11 Aug 2006 12:21   

Re: $system() in verilog HDL
sakthi_tallika wrote:
I hv checked this also before placing a querry. I am not seeing any PLI in my env.
It is a pure verilog. I am not sure whether this new system task is added in v2k.

$system is a common system task implemented by almost all major EDA Vendors. It lets you execute any OS command such as

$system("ls");

HTH
Ajeetha, CVC
www.noveldv.com
* A Pragmatic Approach to VMM Adoption 2006 ISBN 0-9705394-9-5 http://www.systemverilog.us/
* SystemVerilog Assertions Handbook
* Using PSL/Sugar
Back to top
foster_cn



Joined: 14 Jan 2003
Posts: 74
Helped: 2
Post18 Aug 2006 9:04   

$system() in verilog HDL
$system() is a built in PLI that supported by EDA vendor, so you do not need to write additional code for the $system() task calling.
Back to top
Google
AdSense
Google Adsense
Post18 Aug 2006 9:04   

Ads


Back to top
funzero



Joined: 19 Nov 2004
Posts: 204
Helped: 8
Post18 Aug 2006 13:04   

Re: $system() in verilog HDL
you can call it in cadence Verilog-xl.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> $system() in verilog HDL
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
System Verilog and System Verilog Assertions Tutorial (1)
Verilog HDL (14)
Verilog HDL (6)
verilog hdl (10)
VERILOG HDL (5)
verilog hdl or vhdl? (8)
Help on Verilog-HDL (7)
summation in verilog hdl (3)
verilog hdl--- instantiation (1)
Logarithm in Verilog HDL (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS