Help on Vrms, Vpp .....

EDAboard.com Forum Index -> Analog Circuit Design -> Help on Vrms, Vpp .....

Author

Message

BGA

Joined: 25 Apr 2001
Posts: 141

04 Aug 2006 13:20 vrms and vpp relation

Hi,
I'm working with an echo canceller (see attch.) and it asks, for it's inputs, the following:
"ADCs also expect a maximum of 0.9 Vrms (2.5 Vpp) at their inputs
(which are biased around 2.12 VDC).".

What does it means?
Working with a sinusoidal input signal like Vin(t)=V0 + A*sin(f) [V0 and A in Volt],
how must be V0 and A to meet the requirements?

For the output, datasheet says:
"The full scale voltage output from a DAC
is 1.1 Vrms (3.1 Vpp) maximum, 1 Vrms typical, biased
around 2.12 VDC."
Referring to an output signal like Vout(t)=V0 + A*sin(f) [V0 and A in Volt],
wich are V0 and A at the Output of DAC?

Thanks in advance.