BIST controller for ram and rom

EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> BIST controller for ram and rom

Author

Message

leongch

Joined: 22 Dec 2005
Posts: 40

06 Jul 2006 10:14 BIST controller for ram and rom

Hi,
I am currently want to design a BIST controller for ROM and RAM. Can anyone give me some info about it?

1. how could we determine the test pattern into the RAM?
2. how can we determine the fault coverage?
3. If I am newbie, I just want to design the BIST controller for RAM, where should I start from?

Thanks...

mahanthesh

Joined: 21 Feb 2006
Posts: 26
Helped: 1

06 Jul 2006 11:41 Re: BIST controller for ram and rom

U can look into this book

http://www.caip.rutgers.edu/~bushnell/testbook.html
by vishwani agrawal

or

Digital Systems Testing and Testable Design Miron Abramovici, Melvin A. Breuer,
Arthur D. Friedman

http://as.wiley.com/WileyCDA/WileyTitle/productCd-0780310624.html

I think this is sufficient......

stocking

Joined: 05 Nov 2004
Posts: 96
Helped: 4

09 Jul 2006 2:28 BIST controller for ram and rom

Now I am doing the DFT work, I think you should the read the the bist_gd document of ment0r. It is useful that you study the bist design.

mvkarthik

Joined: 10 May 2006
Posts: 7

16 Jul 2006 6:14 Re: BIST controller for ram and rom

Normally in the companies there would be certain EDA tools for generating the logic that can test these memories. E.g Mentor / LogicVision.

Typically the BIST controllers that are going to be generated will have test algorithms built into them. ( E.g Marching 0s , 1's Checker - Board ...). To summarize BIST Logic is going to test your RAM. In the case of ROM depending on the data you store in the ROM, you will have a signature that needs to get verified at the end of the test.

Typically Memory BIST converage is not so easy to calculate. Because it's not so easy as you deal with logic. The kinds of faults that you have in the memory are totally random. Typically depending on the patterns that the algorithm uses, the membist converage is given. This typically comes from the memory PE.