electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Cadence encounter 2 metal layer problem


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Cadence encounter 2 metal layer problem
Author Message
wls



Joined: 26 Jul 2001
Posts: 104
Location: Singapore


Post30 Jun 2006 10:51   

routing encounter problem


Hello . I am using cadence encounter for p&r . But the 0.5 pdk that I use
uses 2 metal layer . Cadence report that max route layer must be 3 ?

Is there ayn fix on this ?


Thx.
Back to top
cdic



Joined: 28 Jun 2001
Posts: 155
Helped: 2
Location: silly valley


Post01 Jul 2006 6:47   

Re: Cadence encounter 2 metal layer problem


Quite interesting, how come you only need 2 metal layer for your design? You don't need power ring/mesh/rail? and I don't think there are 2 layer metal process/library avaliable in the foundry.
Back to top
Narasaiah



Joined: 17 Jul 2006
Posts: 7
Helped: 1


Post17 Jul 2006 17:57   

Cadence encounter 2 metal layer problem


hi,
For this just use Wroute for Routing.

But how come you only need 2 metal layer for your design?

bye
Back to top
Google
AdSense
Google Adsense




Post17 Jul 2006 17:57   

Ads




Back to top
jelydonut



Joined: 27 Dec 2002
Posts: 370
Helped: 3
Location: Inside your MOM!


Post19 Jul 2006 17:27   

Re: Cadence encounter 2 metal layer problem


I have seen 2 metal 0.5um processes.. cheaper than 3 metal.. although you wouldn't be able to abut and flip the cells together as you would need routing channels inbetween.

jelydonut
Back to top
CatKing



Joined: 05 Jun 2001
Posts: 277
Helped: 1


Post03 Nov 2006 18:11   

Cadence encounter 2 metal layer problem


for .5 process, 3M better.
because 1st metal always used by cell layout, most of these areas are not available for routing, but for success routing, you need at lease 2 layers, M2 for horizontal routing and M3 for vertical.
so the 3M is the better choice for APR, 2M better for hand craft layout.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Cadence encounter 2 metal layer problem
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
constraining no. of metal layers in Cadence SoC encounter (2)
Problem about the metal layer definition in ASITIC??? (1)
which metal layer to use for GND and POWER LAYER (5)
What is the function of 'net' layer purpose for metal layer? (2)
Use Metal layer drawing put text on layer (10)
Problem installing Cadence SOC Encounter (6)
What is difference Cadence SOC encounter and first encounter (3)
metal mask layer in Allegro (1)
Sheet Resistance in metal layer (7)
regarding metal layer thickness (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS