Rules | Recent posts | topic RSS | Search | Register  | Log in

about mapping process in LEC ? help me.

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
quan228228



Joined: 23 Mar 2006
Posts: 214
Helped: 13


Post27 Jun 2006 7:39   about mapping process in LEC ? help me.

Hi, guys

These days, i use the LEC tool to check logic equivalency. In mapping process, i found there are some registers not listed in mapped points or unmapped points which are in revised netlists in fact.
I want to know why this occurs?


Thanks in advance!

/David
Back to top
spauls



Joined: 17 Dec 2002
Posts: 547
Helped: 19


Post27 Jun 2006 8:14   Re: about mapping process in LEC ? help me.

This is because Logic Cone is empty on the other way side in any of RTL/Netlist so LEC will not understand the circuit.
Back to top
quan228228



Joined: 23 Mar 2006
Posts: 214
Helped: 13


Post27 Jun 2006 8:26   Re: about mapping process in LEC ? help me.

to spauls:

Could you give me some detailed information about "logic cone is empty". And how to handle this problem.

Another question is should i add the unreachable points to mapped points before comparing?

Regards

I am very appreciative of giving me information by anyone.

/David
Back to top
quan228228



Joined: 23 Mar 2006
Posts: 214
Helped: 13


Post28 Jun 2006 2:41   about mapping process in LEC ? help me.

anybody here can help me?
Back to top
spauls



Joined: 17 Dec 2002
Posts: 547
Helped: 19


Post28 Jun 2006 7:42   Re: about mapping process in LEC ? help me.

hello quan228228 ,

Quote:
Could you give me some detailed information about "logic cone is empty". And how to handle this problem.


Logic cone empty means PI is not utilized and transitive fo to PO is not correctly mapped.

Quote:
Another question is should i add the unreachable points to mapped points before comparing?

Please search in RTL/Netlist for unreachable points , it is very easy.

Mail me if you are still unclear.
Back to top
quan228228



Joined: 23 Mar 2006
Posts: 214
Helped: 13


Post28 Jun 2006 11:00   Re: about mapping process in LEC ? help me.

Thanks, spauls.
I understand .

/David
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap