Rules | Recent posts | topic RSS | Search | Register  | Log in

I can't view the debussy schematic viewer

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
leongch



Joined: 22 Dec 2005
Posts: 39


Post21 Jun 2006 3:52   I can't view the debussy schematic viewer
tags: debussy viewer

HI,
I can't view the schematic at debussy schematic viewer. I run the compilation and everything is fine including the simulation waveform. Just that I can't view the shematic of the top level module as i required. Is it because of the verilog testbenches problems? What might be possible problem?

begin
$fsdbDumpfile("top.fsdb");
$fsdbDumpvars(0,top);
$fsdbDumpon;
if ($test$plusargs("dump_core_only"))
$fsdbDumpvars(2,top.transcieverB_chip);
else
$fsdbDumpvars(0,top.transcieverB_chip);
end

else if ($test$plusargs("dumpvcd"))
begin
$display("Dumping VCD file ...");
$dumpfile("top.vcd");
$dumpvars(0,top);
end
Back to top
cganeshprabhu



Joined: 10 Mar 2004
Posts: 32
Helped: 3


Post31 Jul 2006 11:34   Re: I can't view the debussy schematic viewer
tags: debussy viewer

There is no link between simulation and schematic viewer in debussy. Once you have compiled the design and loaded the design in debussy, you must be able to view the complete design in nTrace as well as the schematic.

Please check the error once more after loading the design in Debussy.
Back to top
alpeshchokshi



Joined: 05 Mar 2006
Posts: 145
Helped: 4
Location: San Jose, CA


Post13 Aug 2006 9:23   Re: I can't view the debussy schematic viewer

also refer the NOVAS reference manual may help u out
Back to top
ray123



Joined: 25 Nov 2003
Posts: 52
Helped: 3


Post13 Aug 2006 19:08   Re: I can't view the debussy schematic viewer

1. Do you have complete Debussy license? or just nWave license?
2. Please check if you specify topModule, source files and library.

To invoke Debussy by command :
debussy [<options>] [<source files>]

Some options :
- vhdl | verilog : specify language type for import design
from source (verilog by default)
- top <topModule> : specify top module for import design
- lib <libName> : specify library name
- f <fileName> : specify a file which list all source files
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap