| Author |
Message |
spauls
Joined: 17 Dec 2002
Posts: 547
Helped: 19
|
 30 May 2006 8:40 Power Compiler and Prime power script |
|
| tags: power compiler script |
|
|
Hello All,
I am in a process to write script sfor Power compiler and Prime power for ASIC power analysis and optimization. Does any body have sample scripts to run Power compiler and Prime power ? 
Thanks
|
|
| Back to top |
|
 |
jackson_peng
Joined: 11 Apr 2005
Posts: 141
Helped: 13
Location: Shanghai, China
|
| 30 May 2006 16:07 Power Compiler and Prime power script |
|
|
|
|
actually, power compiler extract clock gating on your design for power saving. while only prime power does the power analysis.
the general flow is as follows:
1. read_verilog
2. read_spef (if available)
3. read_vcd
4. calculate_power
5. report_power
you can get the detail usage in Prime Power. have fun...
|
|
| Back to top |
|
|
tinu90
Joined: 24 Jun 2006
Posts: 3
|
| 24 Jun 2006 6:54 Re: Power Compiler and Prime power script |
|
|
|
|
| jackson_peng wrote: |
actually, power compiler extract clock gating on your design for power saving. while only prime power does the power analysis.
the general flow is as follows:
1. read_verilog
2. read_spef (if available)
-----> One more addition here
read_libs
3. read_vcd
4. calculate_power
5. report_power
you can get the detail usage in Prime Power. have fun... |
|
|
| Back to top |
|
|
