Rules | Recent posts | topic RSS | Search | Register  | Log in

Netlist tools comparison, GOF, Verdi and GateVision

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
Nandy



Joined: 16 Dec 2005
Posts: 96
Helped: 2
Location: San Jose CA


Post23 May 2006 6:21   Netlist tools comparison, GOF, Verdi and GateVision

GOF, Gates On the Fly, GUI netlist debug/ECO tool.
Verdi, RTL and netlist debug tool.
GateVision, Netlist Analyzer.

An experiment has done to compare GOF with Verdi and GateVision's schematic feature. (Verdi has powerful RTL debug feature, this experiment only covered it's netlist processing and schematic engine).
To load 378M bytes netlist files on Pentium 4 Linux machine.
Load time, GateVision has longest time to load, 220 seconds. Verdi 130 seconds. GOF takes 70 only seconds.
Memory usage, Verdi has worst memory usage control. It needs 1.5 G bytes. GOF uses 643M bytes to process the 375M bytes netlists. GateVision runs a program to convert netlist to compressed data format which uses peak as much as 1.4 G bytes. After the conversion is done, it only takes 431M bytes.
Partial Schematic Interactivity, Verdi and GateVision have weak partial schematic interactivity. Users can't control the cells and wires location. GOF has very strong interactivity. Users can change cells position any time and edit/add/delete cells and connections.
ECO capability, GateVision doesn't have ECO features. Verdi/nECO has limited netlist ECO function. GOF has much more complete ECO operations.

Check link for detail
GateVision: www.concept.de/gv_index.html
Verdi/nECO: www.novas.com
GOF: www.nandigits.com
Back to top
RCircuit



Joined: 18 Dec 2005
Posts: 12


Post25 May 2006 23:02   Netlist tools comparison, GOF, Verdi and GateVision

Can gof do spare gates eco?
Back to top
joe2moon



Joined: 19 Apr 2002
Posts: 376
Helped: 12
Location: MOON


Post26 May 2006 13:21   Re: Netlist tools comparison, GOF, Verdi and GateVision

IMHO, ...

1) GOF, Gates On the Fly
---- Personal free ECO utility for Verilog gate-level netlist
---- Focus on interactive ECO

2) Verdi/Debussy
---- Debug platform (e/Vera/SystemVerilog/Verilog/VHDL; PSL/OVA/SVA)
---- Strong in hyperlink, cross-probing between different views, such as
Design:RTL(Netlist)/Schematic/Simulation waveform

3) GateVision
---- Visualization technology
---- Focus on Verilog gate-level netlist visualization
Back to top
spauls



Joined: 17 Dec 2002
Posts: 547
Helped: 19


Post29 May 2006 10:37   Re: Netlist tools comparison, GOF, Verdi and GateVision

Debussy is best for debugging.
Back to top
Nandy



Joined: 16 Dec 2005
Posts: 96
Helped: 2
Location: San Jose CA


Post31 May 2006 7:40   Re: Netlist tools comparison, GOF, Verdi and GateVision

RCircuit wrote:
Can gof do spare gates eco?

Yes, GOF supports metal only ECO which uses spare gates only. Check the link
www.nandigits.com/metal_only_eco.htm

Nandy
www.nandigits.com
Netlist Debug/ECO in GUI mode.
Back to top
cganeshprabhu



Joined: 10 Mar 2004
Posts: 32
Helped: 3


Post31 Jul 2006 11:12   Re: Netlist tools comparison, GOF, Verdi and GateVision

1. When GOF is used ...
Does the change in schematics automaticallly reflects in your netlist .. ?

2. Instead of creating a partial schematic in verdi, try to do "trace between 2 points" and then load the schematic in the ECO window.
Back to top
Nandy



Joined: 16 Dec 2005
Posts: 96
Helped: 2
Location: San Jose CA


Post31 Jul 2006 15:47   Re: Netlist tools comparison, GOF, Verdi and GateVision

cganeshprabhu wrote:
1. When GOF is used ...
Does the change in schematics automatically reflects in your netlist .. ?

2. Instead of creating a partial schematic in verdi, try to do "trace between 2 points" and then load the schematic in the ECO window.


You can save your ECO operations in netlist format or script format.
GOF can read in timing violation file and draws the violated path automatically which has start point and end point. And you can move the cell position as you like.
http://www.nandigits.com/timing_eco.htm
The extract-logic-cone feature in GOF is alternative to do partial schematic
http://www.nandigits.com/extract_logic_cone.htm
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap