electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

CLOCK AND DATA RECOVERY?


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> CLOCK AND DATA RECOVERY?
Author Message
ithink



Joined: 01 Jul 2005
Posts: 23


Post17 May 2006 4:17   

clock and data recovery book


hi,everyone
i am suffering great difficulty in my research about CDR design,i have read some papers, such as ''a 10gb/s cmos cdr circuit with an analog phase interpolater'' ,and so on, and made a lot of effort to learning cdr principle.but i have no progress in design cdr, now i want to build math model with phase interpolater in matlab,i find it is very difficult. maybe you offer some advice or paper to me !
thanks
Back to top
analogartist



Joined: 18 Mar 2005
Posts: 20


Post17 May 2006 4:46   

how to build cdr model in matlab


Since you are modeling the circuit and not designing it... You could start with some simple circuit with the CDR like a phase detector or phase frequency detector. All you would need is a basic understanding of how these work and you can start off you modeling and add nonlinearities as you go along...

This book is a great starting place:
Monolithic Phase-Locked Loops and Clock Recovery Circuits : Theory and Design by Behzad Razavi
Back to top
Google
AdSense
Google Adsense




Post17 May 2006 4:46   

Ads




Back to top
ithink



Joined: 01 Jul 2005
Posts: 23


Post17 May 2006 5:01   

simulink phase shift


thank you, analogartist

the final aim is to design cdr circuit satisfied our require, i just start from math model, and step by step to circuit design.
now i don't understand phase interpolater in cdr system, i have been designed pll circuit sucessfully,but cdr differs with pll.
Back to top
eng_islam



Joined: 06 Dec 2005
Posts: 67
Helped: 4
Location: EGYPT


Post17 May 2006 14:41   

books on clock and data recovery modeling


u will find a great notes in both math model and method of design and also circuit in this book

Design of integrated circuit for optical communications
Behzad Razavi



Sorry, but you need login in to view this attachment

Back to top
khaled fayed



Joined: 30 Apr 2006
Posts: 4
Helped: 1


Post16 Oct 2006 9:50   

matlab cdr model


I have two other lectures that look like the above one and may also be helpfull :


Sorry, but you need login in to view this attachment

Back to top
khouly



Joined: 20 Oct 2003
Posts: 2479
Helped: 343
Location: EGYPT


Post16 Oct 2006 12:27   

matlab simulink clock and data recovery


check
http://ocw.mit.edu/OcwWeb/Electrical-Engineering-and-Computer-Science/6-976High-Speed-Communication-Circuits-and-SystemsSpring2003/LectureNotes/index.htm

lect 21 : about MSK , and CDR
khouly
Back to top
neoflash



Joined: 02 Jul 2005
Posts: 410
Helped: 8


Post25 Dec 2006 4:22   

matlab model clock recovery


any guy can upload a demo CDR model in matlab simulink?
Back to top
neter



Joined: 15 Jul 2004
Posts: 50


Post15 Mar 2007 10:02   

modelling clock and data recovery matlab


Have any dual-path Loop architecture model?
Back to top
xshou



Joined: 17 Aug 2002
Posts: 45
Helped: 3


Post17 Mar 2007 5:31   

matlab programming + clock and data recovery


Razavi's book is a good resource.

I always feel it would be interesting to use sampling data model, i.e. Z transform to describe CDR. It's very useful if you consider the statistic nature of transition density --- you won't be short of equations soon.

A great benefit of using sampling model is : it can model the VCO transfer function accurately(not just a DC value, Kvco). For low Q ring oscillator, it won't make much difference. But for LC oscillator, you will see high freq small disturbance from phase detector might cause high freq large phase shift. It's specially true if high speed binary CDR (bangband type) is under study.

A Ph.D. thesis? Maybe.
Back to top
czfaileen



Joined: 03 Dec 2005
Posts: 4


Post25 Aug 2007 18:13   

clock and data recovery modeling


Hi, how many ways we can use in CDR?
Can we recover clock from data with knowing its aux clk?
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> CLOCK AND DATA RECOVERY?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Clock and data recovery (7)
clock and data recovery (2)
Clock and data recovery circuit (10)
About clock and data recovery speed (4)
Question about Clock and Data Recovery,thanks. (3)
Clock and data recovery for serial Link (4)
How to implimente a CDR (clock and data recovery) circuits. (8)
clock data recovery....? (5)
CLock Data Recovery (3)
clock data recovery (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS