CRC-32 Implementation

EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> CRC-32 Implementation

Author

Message

maksya

Joined: 02 Jun 2005
Posts: 172
Helped: 13

02 May 2006 18:11 CRC-32 Implementation

I want to implement CRC-32 algorithm in hardware (using VHDL). The basic logic of computing the checksum is rather clear for me. However, there is a question - what INITIAL value must be set in the CRC register. This value influences the resulting CRC. For example, I have read in some article that Gigabit Ethernet establish 0x46AF6449 as initial value of CRC register. Can anyone tell me what initial values are used in different interfaces.

P.S.: Some sources in Internet asserts that the majority Gigabit Interfaces borrow CRC32 algorithm from FDDI-MAC methodology. I suggest that this specification can solve all the problems descripted above. But unfortunately I don't have this document.