electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

6T SRAM
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> 6T SRAM
Author Message
Antonio_Magma



Joined: 21 Jun 2005
Posts: 138
Helped: 1
Post22 Apr 2006 15:28   

6T SRAM
Hi guys, i am to design a 6T SRAM cell based on TSMC035.

Where can i find 'design rules' or guidelines for TSMC035? Such as the distance (lambda) between metal and poly etc.

I'm still very new to this, so i need help. Thanks guys.
Back to top
SkyHigh



Joined: 13 Jan 2005
Posts: 376
Helped: 51
Post23 Apr 2006 4:14   

Re: 6T SRAM
It depends if you are using staggered or stretched topology.

Usually, a rule of thumb for the spatial gap between metal-metal, metal-poly and poly-poly should be at least 2λ (gate length) apart in a 6T SRAM cell.

Try to use poly as far as possible in the cell for better conductivity, minimises the possibility of electromigration and flicker noise. Use metal1 when you connect Word Line, Bit Line, VDD and VSS.

Check out Berkeley Lecture Notes.
Back to top
Google
AdSense
Google Adsense
Post23 Apr 2006 4:14   

Ads


Back to top
srivatsan



Joined: 04 Aug 2004
Posts: 183
Helped: 4
Post24 Apr 2006 3:29   

Re: 6T SRAM
Given any technology, say 0.35um, there are different flavors (if you can say) on fab sequence thereby "creating" multiple "design rules".

If you are a student in an Univ, then the department should "help" you in getting the design rules. Better yet, ask your prof. He/She should know where the things are.

Srivatsan

P.S.: I checked MOSIS.ORG, here is one link which can help you.
http://www.mosis.org/Technical/Designrules/scmos/scmos-main.html
Back to top
Antonio_Magma



Joined: 21 Jun 2005
Posts: 138
Helped: 1
Post24 Apr 2006 16:09   

6T SRAM
Thx for the design rules.

How about transistor sizing? I do not know how to go about it. Where should i start?

I've read Rabaey's book and it seems for 6T SRAM, the whole idea about sizing is such that to prevent the potential at Q to flip the other inverter for both READ and WRITE cases.

Added after 10 minutes:

I've currently drawn the schematic of the 6T SRAM using SWCAD III. However, for LVS i need to use TANNER.

Which netlist file (.net / .cir) should i used for TANNER? Because i can't seem to find a compatible one.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> 6T SRAM
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
What different are between 6T SRAM and 4T SRAM? (2)
BUGS AT SRAM DEVICE - i am not able access SRAM (3)
Synchronous SRAM vs Asynchronous SRAM (1)
Comparison of two-port SRAM and dual-port SRAM? (3)
Dual port SRAM using 2 single port SRAM (3)
SRAM (7)
SRAM (6)
SRAM (1)
sram (4)
6T SRAM (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS