electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

stuck at fault model analysis


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> stuck at fault model analysis
Author Message
alpeshchokshi



Joined: 05 Mar 2006
Posts: 145
Helped: 4
Location: San Jose, CA


Post08 Apr 2006 3:41   

stuck at fault model analysis


hello friends,
I would like to know what is single stuck at fault model
and how we can analyze the fault using this mode
give me some reference material or link

Thanks in advance.
alpesh
Back to top
Nandy



Joined: 16 Dec 2005
Posts: 97
Helped: 2
Location: San Jose CA


Post08 Apr 2006 5:26   

stuck at fault model analysis


A stuck node means you can't toggle this node by DFT or simulation. One thing you can try or I did before is isolate the node and trace the fanin and fanout until known nets(Exist in RTL) or instances(like flipflops). From these known nets, and the partial schematic, you can figure out simulation or DFT to toggle the net. Or the stuck node can never be toggled since it's constant or dead logic.
Try this link for fanin/fanout method.
http://www.nandigits.com/trace_fanin_fanout.htm

Nandy
www.nandigits.com
Netlist Debug/ECO in GUI mode
Back to top
alpeshchokshi



Joined: 05 Mar 2006
Posts: 145
Helped: 4
Location: San Jose, CA


Post08 Apr 2006 22:18   

Re: stuck at fault model analysis


hey thanks
its really nice
but i would like to start with scratch
so i need the information regarding D-cube algorithm
so i can start fault detection on paper first.

alpesh
Back to top
archillios



Joined: 29 Jun 2005
Posts: 97
Helped: 4


Post12 Apr 2006 13:52   

stuck at fault model analysis


some tips:
one book:
John.Wiley.And.Sons.Digital.Logic.Testing.And.Simulation.pdf

one old tool and doc:
cadence verifault, fault-simulation tool
Back to top
incisive



Joined: 22 Jul 2005
Posts: 79
Helped: 4


Post28 Apr 2006 9:48   

Re: stuck at fault model analysis


Hey Nandy,

It was a good thing, What are all the input files required to generate the schematic as ahown?
Back to top
Google
AdSense
Google Adsense




Post28 Apr 2006 9:48   

Ads




Back to top
Nandy



Joined: 16 Dec 2005
Posts: 97
Helped: 2
Location: San Jose CA


Post28 Apr 2006 16:20   

stuck at fault model analysis


You should provide at least library file and netlist file.
The basic usage is
gof -v library_file netlist_file
It will bring up netlist code viewer. You can select a cell to launch schematic from there.
http://www.nandigits.com/products.htm for detail
Let me know if you need any help.

Nandy
www.nandigits.com
Netlist Debug/ECO in GUI mode
Back to top
AlexWan



Joined: 26 Dec 2003
Posts: 305
Helped: 6


Post29 Apr 2006 9:06   

stuck at fault model analysis


Recommended a book
<Design-For-Test for Digital IC's and Embeddded Core Systems> by Alfred L. Crouch
Back to top
viv



Joined: 03 Aug 2005
Posts: 2


Post06 Jun 2006 13:10   

stuck at fault model analysis


Hi all,

could anybody tell me that what are the tools available for Fault coverage
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> stuck at fault model analysis
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
[Help] stuck-at-0 fault ? redundant fault ? (1)
dft - what is meant by stuck open fault? (1)
how to find stuck-at fault for flops (4)
CD stuck (12)
Stuck on a capacitor project. (3)
Please Halp! Stuck (2)
cavity model analysis of MIC transmission lines (6)
stuck with a matlab question (2)
Still stuck with duty cycle (3)
Synopsys Design Compiler---Getting stuck (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS