electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

why clock inverters are preferred over clock buffers in CTS?
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> why clock inverters are preferred over clock buffers in CTS?
Author Message
coolrak



Joined: 16 Aug 2005
Posts: 74
Helped: 4
Post05 Apr 2006 7:29   

duty cycle inverters and buffers
Hi everybody,

I would like to know why clock inverters are preferred over clock buffers in CTS stage.

thanks in advance
Back to top
Google
AdSense
Google Adsense
Post05 Apr 2006 7:29   

Ads


Back to top
tarkyss



Joined: 01 Aug 2005
Posts: 342
Helped: 16
Location: China
Post05 Apr 2006 9:57   

why clock inverters are preferred over clock buffers in CTS?
i think the reason maybe the delay of the inverter is smaller than a buffer,
so, the clock skew maybe smaller(of course you can insert buffer in other path to balance the clock skew, but i will cause extral area and power consumption)
Back to top
eda_wiz



Joined: 07 Nov 2001
Posts: 720
Helped: 30
Post05 Apr 2006 12:03   

why clock inverters are preferred over clock buffers in CTS?
as tarkyss said inverter delay is lesser than buffer for the same drive capacity. buffer is basically 2 inverters connected back to back. so the insertion delay [modelled by set_clk_latency in DC]of the clock tree will be lesser.

hope it helps
EW
Back to top
cdic



Joined: 28 Jun 2001
Posts: 155
Helped: 2
Location: silly valley
Post05 Apr 2006 19:24   

Re: why clock inverters are preferred over clock buffers in
maintain duty-cycle.
Back to top
coolrak



Joined: 16 Aug 2005
Posts: 74
Helped: 4
Post06 Apr 2006 6:11   

Re: why clock inverters are preferred over clock buffers in
Thanks tarkyss and eda_wiz. My doubts got cleared
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> why clock inverters are preferred over clock buffers in CTS?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Can we use normal buffers instead of clock buffers for CTS ? (4)
whats the preferred choice of buffers for CTS? (2)
SOC Encounter CTS - *ERROR: No sync pins are in clock uPAD_M (2)
WHY clock buffers should have same rise and fall time ? (9)
when clock and reset are on the same clock edge . (6)
Why Latched-Comparator are not preferred in PWM applications (4)
clock buffers (1)
Why buffers are required for IO interface? (7)
Why Nand gate i preferred Over Nor gate in fabrication? (2)
BUFFERS VS CLOCK BUFFERS (6)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS