Rainbow00
Joined: 23 Feb 2006
Posts: 22
|
 09 Mar 2006 4:36 jitter generation circuit |
|
|
|
|
Hi,
i need a tunable jitter generation circuit to test the jitter tolearance circuit for a PLL. the PLL can take 19.2MHz, 26MHz and 60MHz clocks. it is prefered that the jitter can be turned up to 2ns.
i did build one circuit with 74 series XOR gate on a breadboard, which takes the clock from waveform generator. however, the clock output suffers from stability problem. assuming i have access to breadboard, waveform generator and common components.
regards
gd
|
|
