electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

why PLL lock to different frequency with same divider ratio?
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> why PLL lock to different frequency with same divider ratio?
Author Message
eejli



Joined: 24 Mar 2004
Posts: 114
Helped: 1
Post08 Mar 2006 8:09   

why PLL lock to different frequency with same divider ratio?
In the lab, my PLL locks to different frequency with different board.

For one board, PLL locks to the right frequency=Fref*divider ration N, say 1.5GHz. But for another board the PLL locks to a slightly different frequency such as 1.5GHz+100kHz(always 100kHz offset). This is a fractional N PLL.

What could be the wrong source? The VCO is tunable from 1GHz to 2GHz.

Thanks.
Back to top
Google
AdSense
Google Adsense
Post08 Mar 2006 8:09   

Ads


Back to top
sixth



Joined: 16 Feb 2006
Posts: 84
Helped: 10
Post08 Mar 2006 8:54   

Re: why PLL lock to different frequency with same divider ra
eejli wrote:
In the lab, my PLL locks to different frequency with different board.

For one board, PLL locks to the right frequency=Fref*divider ration N, say 1.5GHz. But for another board the PLL locks to a slightly different frequency such as 1.5GHz+100kHz(always 100kHz offset). This is a fractional N PLL.

What could be the wrong source? The VCO is tunable from 1GHz to 2GHz.

Thanks.


Hi, eejli
I think the problem maybe lie in the reference signal, that is, the crystal oscillator. You can measure the frequency of the crystall oscillator and check if you got a correct frequency.

sixth
Back to top
eejli



Joined: 24 Mar 2004
Posts: 114
Helped: 1
Post13 Mar 2006 5:19   

why PLL lock to different frequency with same divider ratio?
thanks Sixth. We did find the crystal is not that stable.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> why PLL lock to different frequency with same divider ratio?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
why do transistors with same W/L have different performance? (11)
Why are different protocols for same speed....? (1)
Why i got the test different S11 with different ground? (2)
Different processes with the same process size (5)
Why the results of transient and frequency model different? (1)
Why S11 result so different when changing frequency settings (3)
PLL with very high division ratio,spur problem (10)
WHY LOOP FILTER IN PLL FREQUENCY SYNTHESIZER (19)
Create the same period clock with the different phase? (6)
Frequency divider with NCO (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS