electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

big challenge to all the signal engineer


Post new topic  Reply to topic    EDAboard.com Forum Index -> Digital Signal Processing -> big challenge to all the signal engineer
Author Message
chuan556



Joined: 05 Sep 2005
Posts: 56


Post15 Feb 2006 15:45   

big challenge to all the signal engineer


hi,i have a question to ask,i pump in the square wave to one circuit then i measure the voltage of the driver,but the result that i get is square wave that keep on increasing like in the attachment,why?
i set the termination as 50 ohm,driver and trace 50 ohm,it should no reflection right?but through simulation the result is totally different,any explaination?

the circuit is driver connect to receiver through via and refer to ground,it is complete loop.

thanks.

rgds,
chuan556



Sorry, but you need login in to view this attachment

Back to top
ahmad_abdulghany



Joined: 12 Apr 2005
Posts: 1369
Helped: 212
Location: Cairo, Egypt


Post16 Feb 2006 10:41   

Re: big challenge to all the signal engineer


What's the input impedance you see through the transimission type?? you should calculate it not only the c/cs impedance of the line, as |Γ|=(ZL-Zc)/(ZL+Zc) ....

If the combination of ZL and Zc gave positive Γ, then you may get overdamped wave at the driver side.

I hope that helped somehow Smile

BR
Ahmad,
Back to top
throwaway18



Joined: 09 Jun 2005
Posts: 563
Helped: 75
Location: Kent, UK


Post16 Feb 2006 12:25   

Re: offset or oscillation from driver on 50ohm line


You have not given us enough information to say.

Run the simulation for longer. Does it reach a steady DC offset or is it an oscillation?
Back to top
Google
AdSense
Google Adsense




Post16 Feb 2006 12:25   

Ads




Back to top
chuan556



Joined: 05 Sep 2005
Posts: 56


Post16 Feb 2006 16:24   

big challenge to all the signal engineer


the simulation result will keep on increasing no matter how long you run it,sorry forgot to mention
Back to top
throwaway18



Joined: 09 Jun 2005
Posts: 563
Helped: 75
Location: Kent, UK


Post16 Feb 2006 17:04   

big challenge to all the signal engineer


If it increases forever then your simulation clearly does not reflect reality. Any practical driver is limited by it's power supply.

We still need lots more information.

What simulator software are using using?
What driver circuit are you simulating?
Back to top
chuan556



Joined: 05 Sep 2005
Posts: 56


Post18 Feb 2006 4:28   

big challenge to all the signal engineer


i am using speed2000 and the driver just a voltage source.
is it because of reflection so it keep on increasing?
Back to top
throwaway18



Joined: 09 Jun 2005
Posts: 563
Helped: 75
Location: Kent, UK


Post18 Feb 2006 10:37   

big challenge to all the signal engineer


Your graph of the voltage shows a DC offset. That is not a reflection.

Last edited by throwaway18 on 21 Feb 2006 18:26; edited 1 time in total
Back to top
chuan556



Joined: 05 Sep 2005
Posts: 56


Post21 Feb 2006 3:11   

big challenge to all the signal engineer


may you explain what is dc offset?and how it can prevent?
Back to top
Fom



Joined: 10 Mar 2004
Posts: 778
Helped: 57
Location: Taiwan


Post21 Feb 2006 7:07   

Re: big challenge to all the signal engineer


Put your schematic if you want get answer.
If you aply to any circuit an ideal source and measure output signal of this source you will get square wave, because driver has zero impedance and will provide square wave independent on load.
Back to top
chuan556



Joined: 05 Sep 2005
Posts: 56


Post23 Feb 2006 11:32   

Re: big challenge to all the signal engineer


Fom wrote:
Put your schematic if you want get answer.
If you aply to any circuit an ideal source and measure output signal of this source you will get square wave, because driver has zero impedance and will provide square wave independent on load.


sorry i forgot to put in the schematic,the problem is the square wave keep on increase ,why?



Sorry, but you need login in to view this attachment



Last edited by chuan556 on 23 Feb 2006 15:44; edited 1 time in total
Back to top
artem



Joined: 22 May 2003
Posts: 1652
Helped: 91
Location: Turan


Post23 Feb 2006 13:05   

big challenge to all the signal engineer


chuan556, why you put doc file with macros inside ? Is it much easy to put jpg by printscreen utility? What the macros inside your file is used for ?
Back to top
chuan556



Joined: 05 Sep 2005
Posts: 56


Post23 Feb 2006 15:47   

Re: big challenge to all the signal engineer


artem wrote:
chuan556, why you put doc file with macros inside ? Is it much easy to put jpg by printscreen utility? What the macros inside your file is used for ?


i dont know what the marcos is,i try to download and i found that doc is ok.
anyway i convert it to pdf form in order to make it easier for everyone to view
Back to top
chuan556



Joined: 05 Sep 2005
Posts: 56


Post25 Feb 2006 18:11   

big challenge to all the signal engineer


i had done the simulation with longer time,and i found out what throwaway18 said,the increment will stable and remain at there.
so i began to wonder why the circuit can be like that since the trace which i am using is short(around 1" and the rise/fall time for my signal is average(1n),so it shouldn't be like that so any reason to explain this?
Back to top
artem



Joined: 22 May 2003
Posts: 1652
Helped: 91
Location: Turan


Post26 Feb 2006 1:07   

big challenge to all the signal engineer


I dont know the simulation tool you are using and the nature of simulation

Are ground and power planes somewhere DC connected ? If it is not - that is the effect of the grounds-power planes or other capacitance, its charging effect is seen in increasing DC level on signal plot.

Of course, i could be badly wrong )
Back to top
chuan556



Joined: 05 Sep 2005
Posts: 56


Post28 Feb 2006 7:17   

Re: big challenge to all the signal engineer


artem wrote:
I dont know the simulation tool you are using and the nature of simulation

Are ground and power planes somewhere DC connected ? If it is not - that is the effect of the grounds-power planes or other capacitance, its charging effect is seen in increasing DC level on signal plot.

Of course, i could be badly wrong )


may be you are right, i suspect that it is caused by my pwr and gnd but is there any way to reduce it?or make it disappear so that i can get a nice waveform
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Digital Signal Processing -> big challenge to all the signal engineer
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
the size is not big enough to place all pads- need help (3)
a challenge 4 u all evil power electronics fellows (2)
small signal or big signal oscillation! (3)
MOS big signal model (1)
Any company taking the AXIEM-Challenge? (2)
facing what challenge analog ic design in the future (7)
Challenge question: How to simulate the input offset & n (2)
Soldering TQFP -- The big problem (12)
How big should be the airbox ? (4)
Need Mixed signal soc flow with all tools. (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS