| Author |
Message |
neha.harit
Joined: 08 Feb 2006
Posts: 1
|
 08 Feb 2006 8:52 wats latch up in case of nwell cmos |
|
|
|
|
wat does latch up means ?
|
|
| Back to top |
|
 |
layout_designer
Joined: 09 Jan 2006
Posts: 88
Helped: 8
|
| 08 Feb 2006 9:28 Re: wats latch up in case of nwell cmos |
|
|
|
|
Go to the following link.
You will find useful information
http://www.edaboard.com/ftopic148800.html
regards
|
|
| Back to top |
|
|
zkkbmy
Joined: 15 Aug 2005
Posts: 13
Helped: 1
|
| 08 Feb 2006 16:07 wats latch up in case of nwell cmos |
|
|
|
|
| latch up means there is a positive feedback has been occured.Most time latch up means thatthere is a PNPN structure which has been triggered and then there is big current flow from VDD, the chip will be brocken
|
|
| Back to top |
|
|
