Rules | Recent posts | topic RSS | Search | Register  | Log in

Improve flicker by process and device design?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
GDF



Joined: 11 Aug 2005
Posts: 175
Helped: 1


Post07 Feb 2006 7:06   Improve flicker by process and device design?

I know this may not be the expertise of analog IC designer, but I still hope
I can get the answer from who knows it.
I would like to know how they, the foundry guys, improve the flicker noise by
porcess or device design?

Does the different fabs provide different flicker noise performance despite
the device scaling is the same, for example, 0.13um?

Thanks,
Back to top
Syukri



Joined: 09 Aug 2005
Posts: 254
Helped: 13
Location: Malaysia


Post08 Feb 2006 2:10   Re: Improve flicker by process and device design?

1. In design to improve flicker noise dont use minimal poly length...if it's 0.13µ then try length at least 0.26µ @ 2λ

2. Smaller foundry more sensitive to flicker.
Back to top
GDF



Joined: 11 Aug 2005
Posts: 175
Helped: 1


Post08 Feb 2006 15:19   Re: Improve flicker by process and device design?

Syukri wrote:
1. In design to improve flicker noise dont use minimal poly length...if it's 0.13µ then try length at least 0.26µ @ 2λ

2. Smaller foundry more sensitive to flicker.


Why smaller foundry more sensitive to flicker? Because they can't control the
quality of oxided well?
Back to top
Syukri



Joined: 09 Aug 2005
Posts: 254
Helped: 13
Location: Malaysia


Post10 Feb 2006 4:19   Re: Improve flicker by process and device design?

the foundry(at)design technology is simply according to the min length that the technology can support

when u use minimal length in term of design...the drain to source channel under the gate is short...little power is needed to make the a current flow. min length is also not suitable for good matching in analog device

in term of process...when u use min length...after going the etching ...we will get Leff which is smaller a bit than L. If your L is min, reduce in it is below the allowable length.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap