Rules | Recent posts | topic RSS | Search | Register  | Log in

How to calculate equivalent cap. of a Vacator using Hspice?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
leonken



Joined: 12 Jun 2004
Posts: 212


Post30 Jan 2006 18:18   How to calculate equivalent cap. of a Vacator using Hspice?

I made a varactor by using a mosfet.
The question is how to calculate the equivalent capacitor of the varactor varying with biased voltage?
thanks!!!
Back to top
wenty



Joined: 05 Oct 2004
Posts: 16


Post05 Feb 2006 0:54   Re: How to calculate equivalent cap. of a Vacator using Hspi

You should be able to require the lib for the foundry. following is the SMIC 018 process varactor model

.subckt pvar18_ckt 1 2 lr=l wr=w nf=finger
* mos varactor scalable model parameters
Risod 3 0 1E12
Risos 4 0 1E12
MAIN 3 1 4 2 pvar18 L=lr W='wr*nf' AD=0 AS=0 PD=0 PS=0
* MOS Varactor Model
.MODEL pvar18 PMOS
+LEVEL = 49 VERSION = 3.2 TNOM = 25
+CAPMOD = 3 VOFFCV = 0.5 K1 = 0.88
+VTH0 = -1.573 ACDE = 1.596 TOX = 4.105E-9
+TOXM = 4.105E-9 NCH = 1.106E+17 ACM = 12
+CALCACM = 1 BINUNIT = 2 K2 = 0
+KT1 = 0.05
.ends pvar18_ckt
Back to top
flushrat



Joined: 25 Jan 2005
Posts: 191
Helped: 15


Post05 Feb 2006 2:26   Re: How to calculate equivalent cap. of a Vacator using Hspi

print the total capacitance of the gate bias voltage
eg. print cap(node)
print CGGBO(m1)
Back to top
leonken



Joined: 12 Jun 2004
Posts: 212


Post05 Feb 2006 10:37   Re: How to calculate equivalent cap. of a Vacator using Hspi

wenty wrote:
You should be able to require the lib for the foundry. following is the SMIC 018 process varactor model

.subckt pvar18_ckt 1 2 lr=l wr=w nf=finger
* mos varactor scalable model parameters
Risod 3 0 1E12
Risos 4 0 1E12
MAIN 3 1 4 2 pvar18 L=lr W='wr*nf' AD=0 AS=0 PD=0 PS=0
* MOS Varactor Model
.MODEL pvar18 PMOS
+LEVEL = 49 VERSION = 3.2 TNOM = 25
+CAPMOD = 3 VOFFCV = 0.5 K1 = 0.88
+VTH0 = -1.573 ACDE = 1.596 TOX = 4.105E-9
+TOXM = 4.105E-9 NCH = 1.106E+17 ACM = 12
+CALCACM = 1 BINUNIT = 2 K2 = 0
+KT1 = 0.05
.ends pvar18_ckt



The process is a pure digital CMOS process. The foundary didn't provide us the model such as varactor, parastic pnp transistor....
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap