electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Four Dimensional Array in Verilog
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> Four Dimensional Array in Verilog
Author Message
kumar_eee



Joined: 22 Sep 2004
Posts: 516
Helped: 16
Location: Bangalore,India
Post27 Jan 2006 15:39   

Four Dimensional Array in Verilog
Can anybody explain abt Four dimesional arrays ( Verilog)?...

Eg:
reg [1023:0] abc [7:0] [7:0] 7:0] 7:0]
Back to top
Google
AdSense
Google Adsense
Post27 Jan 2006 15:39   

Ads


Back to top
maziar



Joined: 06 Jun 2001
Posts: 257
Helped: 4
Location: Islamic republic of Iran
Post27 Jan 2006 20:39   

Re: Four Dimensional Array in Verilog
in verilog i think you can not use multi dim. array

dont forget veilog is HDL no cpu high level language such as pascal or c ....
Back to top
echo47



Joined: 07 Apr 2002
Posts: 4206
Helped: 566
Post28 Jan 2006 5:29   

Four Dimensional Array in Verilog
Multi-dimensional arrays are fine Verilog 2001 but not Verilog 1995. However, you omitted a few characters:
reg [1023:0] abc [7:0] [7:0] [7:0] [7:0];

Two practial problems:
1. Some synthesizer tools claim Verilog 2001 compatibility but still won't accept multi-dimensional arrays.
2. Your array has 4 trillion bits. Good luck even simulating that!
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> Four Dimensional Array in Verilog
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Multi-dimensional array in VHDL (9)
2 Dimensional array accessing in VHDL (4)
problem in instanciating multi-dimensional array in VHDL (7)
How to display values of multi-dimensional array in VCS? (11)
two dimensional input port in verilog (5)
2-D array (verilog) synthesizable ? (3)
Array assignements in verilog (4)
Verilog problem Array sizing (4)
How to initialize an array structure in verilog? (10)
verilog simulation array to file conversion (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS