| Author |
Message |
param
Joined: 09 Sep 2005 Posts: 46 Helped: 4
|
09 Sep 2005 8:32 fft using fpga |
|
|
|
|
HI,
please help me to design fft in fpga(lattice semiconductor or altera's stratix II) having dsp blocks (multiplier-accumulator).
am interested in calulating fft for 1024bit length.
waiting eagerly for ur kind suggestions
thanking u
|
|
| Back to top |
|
 |
Google AdSense

|
09 Sep 2005 8:32 Ads |
|
|
|
|
|
|
| Back to top |
|
 |
bpu
Joined: 30 Jul 2005 Posts: 40 Helped: 7
|
09 Sep 2005 11:09 fft fpga -ieee -springer |
|
|
|
|
| see this book "Digital Signal Processing with Field Programmable Gate Arrays" of Meyer-Baese. it explain the basic structure of FFT and other DSP algorithms and it's realization on FPGA
|
|
| Back to top |
|
 |
vishwa
Joined: 11 Aug 2005 Posts: 156 Helped: 12 Location: India
|
09 Sep 2005 11:19 fft fpga file |
|
|
|
|
Hi
I am very much interested in learning the design of DSP in FPGAs. Can anybody have the book "Digital Signal Processing with Field Programmable Gate Arrays" of Meyer-Baese. If you have, you can please send it to umamahesh.korapala(at)gmail.com.
Thanks & Regards,
Vishwa
|
|
| Back to top |
|
 |
preet
Joined: 10 Jan 2005 Posts: 91 Helped: 2
|
09 Sep 2005 15:09 Re: FFT calculation using FPGA |
|
|
|
|
download it from
http://file.21ic.com.cn/DSP/DSP_with_FPGA.zip
|
|
| Back to top |
|
 |
samcheetah
Joined: 25 May 2004 Posts: 672 Helped: 31 Location: Pakistan
|
11 Sep 2005 6:11 FFT calculation using FPGA |
|
|
|
|
this book is available in this forum. there is no need to email it or to link to some other site
http://www.edaboard.com/viewtopic.php?t=103712&highlight=meyerbaese
|
|
| Back to top |
|
 |
param
Joined: 09 Sep 2005 Posts: 46 Helped: 4
|
12 Sep 2005 7:19 Re: FFT calculation using FPGA |
|
|
|
|
| pls provide me a hardware design for implementing fft on fpga or verilog code,
|
|
| Back to top |
|
 |
thedesolatesoul
Joined: 06 Jul 2004 Posts: 26 Helped: 2
|
18 Sep 2005 21:47 Re: FFT calculation using FPGA |
|
|
|
|
| I'm not exactly sure about the FFT algorithm but I did implement the DCT algorithm on Verilog using Matrix Multiplication technique. But that was for 10 bits only. Based on the dimensions of your data you migt want to use Radix-2 approach or the Divide and Conquer approach.
|
|
| Back to top |
|
 |
engineer ahmed
Joined: 10 Mar 2007 Posts: 8
|
18 Mar 2007 14:16 FFT calculation using FPGA |
|
|
|
|
i can not find the two links**p://file.21ic.com.cn/DSP/DSP_with_FPGA.ziph**p://www.edaboard.com/viewtopic.php?t=103712&highlight=meyerbaese
pleaaaaase help me ,send me the files on my e mail
ahmmansour(at)hotmail.com
thanks fot y
|
|
| Back to top |
|
 |