electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

[HELP] How to set maxdelay in NC-Verilog?


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> [HELP] How to set maxdelay in NC-Verilog?
Author Message
billjoy



Joined: 19 Apr 2005
Posts: 43
Helped: 4


Post24 Aug 2005 4:30   

[HELP] How to set maxdelay in NC-Verilog?


Sorry for ask a stupid question
in VCS , we can use "vcs -f ....+maxdelay... "

but I dont know how to generate maxdelay/typedelay/mindelay waveform in
ncverilog
..ncxlmode -f SIM.f????

Q: In NC , How to set maxdelay/mindelay...
Back to top
Google
AdSense
Google Adsense




Post24 Aug 2005 4:30   

Ads




Back to top
aji_vlsi



Joined: 10 Sep 2004
Posts: 640
Helped: 72
Location: Bangalore, India


Post24 Aug 2005 8:15   

Re: [HELP] How to set maxdelay in NC-Verilog?


billjoy wrote:
Sorry for ask a stupid question
in VCS , we can use "vcs -f ....+maxdelay... "

but I dont know how to generate maxdelay/typedelay/mindelay waveform in
ncverilog
..ncxlmode -f SIM.f????

Q: In NC , How to set maxdelay/mindelay...


I believe it came from Verilog-XL style, hence even in ncverilog it should be: +maxdelay, please try:

ncverilog -help | grep maxde

HTH
Ajeetha
http://www.novedv.com
Back to top
xworld2008



Joined: 13 Dec 2002
Posts: 265
Helped: 3


Post24 Aug 2005 14:40   

[HELP] How to set maxdelay in NC-Verilog?


Just use "ncverilog +maxdelay"
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> [HELP] How to set maxdelay in NC-Verilog?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
How to code a mathematical set equations using verilog (7)
[help] how to set toggle value? (4)
HELP : How to set Gilbert MIxer input swing (1)
Verilog problem: default case to set signal xxxx (6)
TetraMax help.. How to get Verilog Model libraries (2)
how to write "a simple cpu" in verilog --help help (2)
verilog-A in ADS, please tell me how to put verilog-a blocks (1)
Help: What Book is best for learning Verilog?(verilog begin) (4)
how to set AS AD PD PS (2)
how to set DC license? (4)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS