electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

how to model dead-zoon of phase detector of PLL in simulink?


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> how to model dead-zoon of phase detector of PLL in simulink?
Author Message
beabroad



Joined: 25 Nov 2003
Posts: 184
Helped: 1


Post27 Jun 2005 3:19   

phase detector simulink


i am using simulink to model PLL.
i followed the paper:
Modeling of fractional-N division frequency synthesizers with SIMULINK and MATLAB
Brigati, S.; Francesconi, F.; Malvasi, A.; Pesucci, A.; Poletti, M.;
Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on Volume 2,  2-5 Sept. 2001 Page(s):1081 - 1084 vol.2

i am now follow Fig. 3. to model PFD
it suggest to use H(s) = 1/(DZ/ln2*s + 1), DZ is the dead-zoon time window.
however, i find the output is not reasonable.
anyone did this or give me some suggestion? thanks.
Back to top
Y.C Park



Joined: 20 Dec 2004
Posts: 53
Helped: 2


Post27 Jun 2005 8:36   

dead zone for phase detector


HI

I think Dead zone means that even if ifference to reference and feedback signal is happen but charge pump could not recognized.

Normally PFD is desgined by digital circuitry. It's dead zone is very very small(~ psec) It does not cause PLL's performance.

But Noraml charge pump made by cadcode current mirror.
We wanna operate charge-pump in saturation region (if CMOS)
it take a few nano seconde is needed charge pump going into saturation.

Keep in mind that PLL is Locked by charge pump output signal not PFD input signal.

Anyone has another thinking. Please let me know.
Thanks!!!
Back to top
beabroad



Joined: 25 Nov 2003
Posts: 184
Helped: 1


Post27 Jun 2005 21:54   

simulink detector


do you mean that CP is more important than PFD?
and my question now is how to model CP nonideality?
Back to top
Y.C Park



Joined: 20 Dec 2004
Posts: 53
Helped: 2


Post28 Jun 2005 6:31   

phase detector in simulink


Exactly I think.

I'd never done PFD modeling.
Is it necessary PFD Modeling?

I think =(Charge Pump gain)*PFD time(from set to reset)
How about your thinking?

I hope attached file will help you.
(I have made this attached file about 1 or 2year ago.
Please give me a feedback if something wrong)
Back to top
Google
AdSense
Google Adsense




Post28 Jun 2005 6:31   

Ads







Sorry, but you need login in to view this attachment

Back to top
benj29



Joined: 13 Nov 2006
Posts: 8


Post14 Nov 2006 14:27   

phase detector block simulink


I work on this paper me too.
can you help me ?
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> how to model dead-zoon of phase detector of PLL in simulink?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
how to measure kpd for a phase detector in a PLL? (3)
how to setup a simulink model for PLL (7)
Phase detector for pll at 6 GHz? (5)
Phase Detector Gain in PLL [hlp] (2)
Phase noise simulation PLL in simulink (2)
How to avoid the Dead-Zone in PFD of PLL (2)
help required in designing of phase detector and VCO for PLL (9)
About Simulink model for Charge Pump PLL. (4)
PLL simulink model with every block in circuit expressing? (2)
How to implement a PLL lock detector? (7)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS