| Author |
Message |
shankar
Joined: 22 Jun 2005
Posts: 19
Helped: 2
|
 25 Jun 2005 12:17 pipelining adders |
|
|
|
|
| in designing pipelining adders i face difficultly in operating circuit with respect to clock. when i insert register for input and output pins.there is delay of one clock cycle which leads to malfunction.
|
|
| Back to top |
|
 |
power-twq
Joined: 10 Jun 2005
Posts: 374
Helped: 3
|
26 Jun 2005 12:13 Re: pipelining adders |
|
|
|
|
The pipeline technology will increase delay of the result.
it can increase throughput.
best regards
| shankar wrote: |
| in designing pipelining adders i face difficultly in operating circuit with respect to clock. when i insert register for input and output pins.there is delay of one clock cycle which leads to malfunction. |
|
|
| Back to top |
|
|
Sparc
Joined: 11 Apr 2005
Posts: 92
Helped: 14
Location: out of reach..
|
27 Jun 2005 5:34 Re: pipelining adders |
|
|
|
|
| Inserting registers in any ckt will result in increased clock cycle Latency, by the no. of registers in the critical path. But as is said it will increase the throughput. So, when you insert I/O registers, it helps you in decreasing Input and Output delay, but as well cost you in terms of Clock cycles.
|
|
| Back to top |
|
|
Google
AdSense
|
27 Jun 2005 5:34 Ads |
|
|
|
|
|
|
| Back to top |
|
|
Renjith
Joined: 03 Jan 2005
Posts: 179
Helped: 9
Location: India
|
27 Jun 2005 6:35 pipelining adders |
|
|
|
|
Shankar,
Things r not pretty clear with the way u mentioned ur problem. if you just put an I/O registers, there can't b any changes in the combo logic.
can u put the code here so that, all can have a look at it and give a soln for ur problem.
Best Regards,
Renjith
|
|
| Back to top |
|
|
